MT90823
CMOS
back to the ST-BUS input channel (i.e., SToN
channel
m
data loops back to STi
N
channel
m).
If the LPBK bit is low, the loopback feature is
disabled. For proper per-channel loopback operation,
the contents of the frame delay offset registers must
be set to zero.
Bit V/C (Variable/Constant Delay) of each connection
memory location allows the per-channel selection
between variable and constant throughput delay
modes.
The loopback bit should be used for diagnostic
purpose only; this bit should be set to zero for normal
operation. If all LPBK bits are set high for all
connection memory locations, the associated
ST-BUS output channel data is internally looped
A7
(Note 1)
A6
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
A5
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
.
1
1
A4
0
0
0
0
0
0
0
0
0
.
1
1
0
0
.
1
1
0
0
.
1
1
A3
0
0
0
0
0
0
0
0
0
.
1
1
0
0
.
1
1
0
0
.
1
1
A2
0
0
0
0
1
1
1
0
0
.
1
1
0
0
.
1
1
0
0
.
1
1
A1
0
0
1
1
0
0
1
0
0
.
1
1
0
0
.
1
1
0
0
.
1
1
A0
0
1
0
1
0
1
0
0
1
.
0
1
0
1
.
0
1
0
1
.
0
1
Location
Control Register, CR
Interface Mode Selection Register, IMS
Frame Alignment Register, FAR
Frame Input Offset Register 0, FOR0
Frame Input Offset Register 1, FOR1
Frame Input Offset Register 2, FOR2
Frame Input Offset Register 3, FOR3
Ch 0
Ch 1
.
Ch 30
Ch 31
Ch 32
Ch 33
.
Ch 62
Ch 63
Ch 64
Ch 65
.
Ch 126
Ch 127
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
(Note 2)
(Note 3)
(Note 4)
Notes:
1. Bit A7 must be high for access to data and connection memory positions. Bit A7 must be low for access to registers.
2. Channels 0 to 31 are used when serial interface is at 2Mb/s mode.
3. Channels 0 to 63 are used when serial interface is at 4Mb/s mode.
4. Channels 0 to 127 are used when serial interface is at 8Mb/s mode.
Table 4 - Internal Register and Address Memory Mapping
OE bit in Connection
Memory
0
1
1
1
ODE pin
Don’t Care
0
0
1
OSB bit in IMS register
Don’t Care
0
1
Don’t care
ST-BUS Output Driver Status
Per Channel
High Impedance
High Impedance
Enable
Enable
Table 5 - Output High Impedance Control
12