欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT8977AP 参数 Datasheet PDF下载

MT8977AP图片预览
型号: MT8977AP
PDF下载: 下载PDF文件 查看货源
内容描述: ISO- CMOS ST- BUS⑩系列T1 / ESF成帧电路 [ISO-CMOS ST-BUS⑩ FAMILY T1/ESF Framer Circuit]
分类和应用: 电信集成电路PC
文件页数/大小: 26 页 / 347 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT8977AP的Datasheet PDF文件第1页浏览型号MT8977AP的Datasheet PDF文件第3页浏览型号MT8977AP的Datasheet PDF文件第4页浏览型号MT8977AP的Datasheet PDF文件第5页浏览型号MT8977AP的Datasheet PDF文件第6页浏览型号MT8977AP的Datasheet PDF文件第7页浏览型号MT8977AP的Datasheet PDF文件第8页浏览型号MT8977AP的Datasheet PDF文件第9页  
MT8977
ISO-CMOS
Preliminary Information
TxA
TxB
DSTo
NC
VSS
VDD
IC
NC
F0i
NC
E1.5i
28 PIN CERDIP/PDIP
Figure 2 - Pin Connections
Pin Description
Pin #
DIP
PLCC
Name
TxA
TxB
DSTo
NC
RxA
Description
Transmit A Output.
Unipolar output that can be used in conjunction with TxB and
external line driver circuitry to generate the bipolar DS1 signal.
Transmit B Output.
Unipolar output that can be used in conjunction with TxA
and external line driver circuitry to generate the bipolar DS1 signal.
Data ST-BUS Output.
A 2048 kbit/s serial output stream which contains the 24
PCM or data channels received from the DS1 line.
No Connection.
Receive A Complementary Input.
Accepts a unipolar split phase signal decoded
externally from the received DS1 bipolar signal. This input, in conjunction with
RxB, detects bipolar violations in the received signal.
Receive B Complementary Input.
Accepts a unipolar split phase signal
decoded externally from the received DS1 bipolar signal.
This input, in
conjunction with RxA, detects bipolar violations in the received signal.
Receive Data Input.
Unipolar RZ data signal decoded from the received DS1
signal. Generally the signals input at RxA and RxB are combined externally with a
NAND gate and the resulting composite signal is input at this pin.
Control ST-BUS Input #1.
per-channel control words.
A 2048 kbit/s serial control stream which carries 24
1
2
3
4
5
2
3
5
4
9
6
10
RxB
7
11
RxD
8
9
13
14
CSTi1
TxFDL
Transmit Facility Data Link (Input).
A 4 kHz serial input stream that is
multiplexed into the FDL position in the ESF mode, or the F
S
pattern when in SLC-
96 mode. It is clocked in on the rising edge of TxFDLClk.
Transmit Facility Data Link Clock (Output).
A 4 kHz clock used to clock in the
FDL data.
No connection.
10
11
16
TxFDLClk
NC
4-100
VSS
CSTi0
E8Ko
NC
VSS
XCtl
DSTi
RxFDLClk
CSTo
NC
XSt
44 PIN PLCC
TxA
TxB
DSTo
NC
RxA
RxB
RxD
CSTi1
TxFDL
TxFDLClk
NC
CSTi0
E8Ko
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VDD
IC
F0i
E1.5i
C1.5i
RxSF
TxSF
C2i
RxFDL
DSTi
RxFDLClk
CSTo
XSt
XCtl
NC
NC
RxA
RxB
RxD
NC
CSTi1
TxFDL
NC
TxFDLClk
NC
6 5 4 3 2 1 44 43 42 41 40
7
39
8
38
9
37
10
36
11
35
12
34
13
33
14
32
15
31
16
30
29
17
18 19 20 21 22 23 24 25 26 27 28
C1.5i
RxSF
TxSF
NC
NC
C2i
NC
NC
NC
NC
RxFDL