欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT8972BE 参数 Datasheet PDF下载

MT8972BE图片预览
型号: MT8972BE
PDF下载: 下载PDF文件 查看货源
内容描述: ISO2 -CMOS ST- BUS⑩家庭数字用户接口电路数字网络接口电路 [ISO2-CMOS ST-BUS⑩ FAMILY Digital Subscriber Interface Circuit Digital Network Interface Circuit]
分类和应用: 网络接口电信集成电路光电二极管综合业务数字网
文件页数/大小: 20 页 / 393 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT8972BE的Datasheet PDF文件第4页浏览型号MT8972BE的Datasheet PDF文件第5页浏览型号MT8972BE的Datasheet PDF文件第6页浏览型号MT8972BE的Datasheet PDF文件第7页浏览型号MT8972BE的Datasheet PDF文件第9页浏览型号MT8972BE的Datasheet PDF文件第10页浏览型号MT8972BE的Datasheet PDF文件第11页浏览型号MT8972BE的Datasheet PDF文件第12页  
MT8971B/72B
CD port, the CDSTi and CDSTo pins are used. The
SINGL port option only exists in DN mode.
In MOD mode, DUAL port operation must be used
and the D, B1 and B2 channel designations no
longer exist. The selection of SLV or MAS will
determine which of the DNICs is using the externally
supplied clock and which is phase locking to the data
on the line. Due to jitter and end to end delay, one
end must be the master to generate all the timing for
the link and the other must extract the timing from
the receive data and synchronize itself to this timing
in order to recover the synchronous data. DUAL port
mode allows the user to use two separate serial
Mode
SLV
busses: the DV port for PCM/data (B channels) and
the CD port for control and signalling information (C
and D channels). In the SINGL port mode, all four
channels are concatenated into one serial stream
and input to the DNIC via the DV port. The order of
the C and D channels may be changed only in DN/
DUAL mode. The DNIC may be configured to
transfer the D-channel in channel 0 and the C-
channel in channel 16 or vice versa. One other
feature exists; ODE, where both the DV and CD
ports are tristated in order that no devices are
damaged due to excessive loading while all DNICs
are in a random state on power up in a daisy chain
arrangement.
Function
SLAVE
-
The chip timebase is extracted from the received line data and the external 10.24 MHz
crystal is phase locked to it to provide clocks for the entire device and are output for the external
system to synchronize to.
MASTER
-
The timebase is derived from the externally supplied data clocks and 10.24 MHz clock
which must be frequency locked. The transmit data is synchronized to the system timing with the
receive data recovered by a clock extracted from the receive data and resynchronized to the system
timing.
DUAL PORT
-
Both the CD and DV ports are active with the CD port transferring the C&D channels
and the DV port transferring the B1& B2 channels.
SINGLE PORT -
The B1& B2, C and D channels are all transferred through the DV port. The CD
port is disabled and CDSTi should be pulled high.
MODEM
-
Baseband operation at 80 or 160 kbits/s. The line data is received and transmitted
through the DV port at the baud rate selected. The C-channel is transferred through the CD port
also at the baud rate and is synchronized to the CLD output.
DIGITAL NETWORK
-
Intended for use in the digital network with the DV and CD ports operating at
2.048 Mbits/s and the line at 80 or 160 kbits/s configured according to the applicable ISDN
recommendation.
MAS
DUAL
SINGL
MOD
DN
D-C
C-D
-
The D-channel is transferred before the C-channel following F0.
C BEFORE D-CHANNEL
-
The C-channel is transferred before the D-channel following F0.
OUTPUT DATA ENABLE
-
When mode 7 is selected, the DV and CD ports are put in high
D BEFORE C-CHANNEL
impedance state. This is intended for power-up reset to avoid bus contention and possible damage
to the device during the initial random state in a daisy chain configuration of DNICs. In all the other
modes of operation DV and CD ports are enabled during the appropriate channel times.
Table 2. Mode Definitions
ODE
Mode
#
0
1
2
3
4
5
6
7
F0/CLD
Name
F0
CLD
F0
F0
F0
CLD
F0
F0
Input/Output
Input
Output
Input
Input
Output
Output
Output
Input
Name
F0o
RCK
F0o
F0o
F0o
RCK
F0o
F0o/RCK
Input/Output
Output
Output
Output
Output
Output
Output
Output
Name
C4
TCK
C4
C4
C4
TCK
C4
C4
C4/TCK
Input/Output
Input
Output
Input
Input
Output
Output
Output
Input
F0o
Output
Table 3. Pin Configurations
9-114