欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT88L85AE 参数 Datasheet PDF下载

MT88L85AE图片预览
型号: MT88L85AE
PDF下载: 下载PDF文件 查看货源
内容描述: 3V集成DTMFTransceiver与关机及自适应微型接口 [3V Integrated DTMFTransceiver with Power Down & Adaptive Micro Interface]
分类和应用: 电信集成电路光电二极管
文件页数/大小: 20 页 / 354 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT88L85AE的Datasheet PDF文件第1页浏览型号MT88L85AE的Datasheet PDF文件第3页浏览型号MT88L85AE的Datasheet PDF文件第4页浏览型号MT88L85AE的Datasheet PDF文件第5页浏览型号MT88L85AE的Datasheet PDF文件第6页浏览型号MT88L85AE的Datasheet PDF文件第7页浏览型号MT88L85AE的Datasheet PDF文件第8页浏览型号MT88L85AE的Datasheet PDF文件第9页  
MT88L85
IN+
IN-
GS
VRef
VSS
OSC1
OSC2
NC
NC
TONE
R/W/WR
CS
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
VDD
St/GT
ESt
D3
D2
D1
D0
NC
PWDN
IRQ/CP
DS/RD
RS0
GS
NC
IN-
IN+
VDD
St/GT
ESt
5
6
7
8
9
10
11
4
3
2
1
28
27
26
Advance Information
24 PIN DIP/SSOP
Figure 2 - Pin Connections
Pin Description
Pin #
24
1
2
3
4
5
6
7
10
11
12
13
14
15
28
1
2
4
6
7
8
9
12
14
15
17
18
Name
IN+
IN-
GS
V
Ref
V
SS
OSC1
OSC2
TONE
CS
RS0
Non-inverting
op-amp input.
Inverting
op-amp input.
Gain Select.
Gives access to output of front end differential amplifier for connection of
feedback resistor.
Reference Voltage
output (V
DD
/2).
Ground (0V).
Oscillator
input. This pin can also be driven directly by an external clock.
Oscillator
output. A 3.579545 MHz crystal connected between OSC1 and OSC2 completes
the internal oscillator circuit. Leave open circuit when OSC1 is driven externally.
Output from internal DTMF transmitter.
Chip Select
input. This signal must be qualified externally by either address strobe (AS),
valid memory address (VMA) or address latch enable (ALE) signal, see Figure 12.
Register Select
input. Refer to Table 3 for bit interpretation. CMOS compatible.
Description
13 R/W(WR) (Motorola)
Read/Write
or (Intel)
Write
microprocessor input. CMOS compatible.
DS
(RD)
(Motorola)
Data Strobe
or (Intel)
Read
microprocessor input. Activity on this input is only
required when the device is being accessed. CMOS compatible.
IRQ/CP
Interrupt Request/Call Progress
(open drain) output. In interrupt mode, this output goes
low when a valid DTMF tone burst has been transmitted or received. In call progress mode,
this pin will output a rectangular signal representative of the input signal applied at the input
op-amp. The input signal must be within the bandwidth limits of the call progress filter, see
Figure 8.
PWDN
Power Down
(input). Active High. Powers down the device and inhibits the oscillator. IRQ
and TONE output are high impedance. Data bus is held in tri-state. This pin is internally
pulled down.
Microprocessor data bus. High impedance when CS = 1 or DS =0 (Motorola) or RD = 1
(Intel). TTL compatible.
Early Steering
output. Presents a logic high once the digital algorithm has detected a valid
tone pair (signal condition). Any momentary loss of signal condition will cause ESt to return
to a logic low.
Steering Input/Guard Time
output (bidirectional). A voltage greater than V
TSt
detected at
St causes the device to register the detected tone pair and update the output latch. A
voltage less than V
TSt
frees the device to accept a new tone pair. The GT output acts to
reset the external steering time-constant; its state is a function of ESt and the voltage on St.
Positive power supply (3V typ.).
16
19
14- 18-
17 21
18
22
D0-D3
ESt
19
23
St/GT
20
4-72
24
V
DD
TONE
R/W/WR
CS
RS0
NC
DS/RD
IRQ/CP
12
13
14
15
16
17
18
NC
VRef
VSS
OSC1
OSC2
NC
NC
25
24
23
22
21
20
19
NC
D3
D2
D1
D0
NC
PWDN
28 PIN PLCC