欢迎访问ic37.com |
会员登录 免费注册
发布采购

MH89792 参数 Datasheet PDF下载

MH89792图片预览
型号: MH89792
PDF下载: 下载PDF文件 查看货源
内容描述: E1收发器的初步信息 [E1 Transceiver Preliminary Information]
分类和应用:
文件页数/大小: 6 页 / 71 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MH89792的Datasheet PDF文件第1页浏览型号MH89792的Datasheet PDF文件第3页浏览型号MH89792的Datasheet PDF文件第4页浏览型号MH89792的Datasheet PDF文件第5页浏览型号MH89792的Datasheet PDF文件第6页  
MH89792
E2o
VDD
RxA
RxB
VSS
RxD
RxINV
CLKF/CLKR
LOS
LOSP
NC
RLA
RLB
TLA
TLB
NC
NC
NC
TxA
TxB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
Preliminary Information
Figure 2 - Pin Connections
Pin Description
Pin #
1
2
3
Name
E2o
V
DD
RxA
Description
2048kHz Extracted clock (Output).
This clock is extracted by the device from the received
signal. It is used internally to clock in data received from RLA and RLB.
D.C. Power (Input)
+5V supply
Receiver A (Output).
The bipolar CEPT signal received by the device at RLA and RLB
inputs is converted to a unipolar format and output at this pin. This pin should be connected
to the positive receive pin of the framer.
Receiver A (Output).
This pin should be connected to the negative receive gain pin of the
framer and provides a signal of the same format as RxA.
Ground (Input).
D.C. power return path.
Received Data (Output)
This unipolar return to zero format signal is the product of RxA
and RxB logically “OR” ed and is required by some framers.
RxA/RxB inversion (Input).
A logic low applied to this pin will invert the outputs RxA and
RxB. A logic high should be applied if no inversion is required.
E2o phase selection is achieved by use of this pin.
A logic low provides E2o with a
falling edge coinciding with the centre of the data bit. A logic high provides E2o with a rising
edge.
Loss of signal (Output).
This pin goes low when 128 continuous zeros are received on the
RLA and RLB inputs. When RxINV and LOS are low RxA and RxB are forced high. When
RxINV is high and LOS is low RxA and RxB are forced low. LOS is reset when 64 ones are
received in two dual E1 framer periods.
Loss of signal Polarity (Input).
A logic low applied to this pin will invert LOS. A logic high
should be applied when LOS is required.
No connection.
This pin is not fitted.
Received Line A (Input).
The A wire or Tip Connection of the E1 receive line should be
connected to this pin.
Receive Line B (Input).
The B wire or Ring connection of the E1 receive line should be
connected to this pin.
4
5
6
7
8
RxB
V
SS
RxD
RxINV
CLKF/
CLKR
LOS
9
10
11
12
13
LOSP
NC
RLA
RLB
4-224