GP2015
Value
Characteristic
VCO Maximum Lock Frequency
VCO Minimum Lock Frequency
VCO regulator output voltage
VCO Gain
Phase Detector Gain
10MHz Reference Input
10MHz Reference Input Impedance
PLL Lockup Time
PLL Loop Gain
DIGITAL INTERFACES
Sample Clock, Power Down,
Test Inputs.
V
IH
V
IL
Input Current High I
IH
Input Current Low I
IL
Sign/Mag Outputs
V
OH
V
OL
Sample Clock to Sign/Mag Delay
40MHz Clock Output
High Level (V
OH
)
Low Level (V
OL
)
Output (differential)
Duty Cycle
LD (PLL Lock)/PReset Outputs
Low Level (V
OL
)
High Level (V
OH
)
Power-on Reset comparator input
Power Reset Reference Level
Power Reset Reference Input Current
Min.
1414
3
50
0.1
3.3
150
5.3
0.6
5
6
150
1386
3.5
240
1.2
Typ.
Max.
Units
MHz
MHz
V
MHz/V
V/rad
V pk-pk
kΩ
ms
dB
Conditions
(Note 4)
(Note 7)
Pin 27
(Note 11)
From Power up (Note 7)
(Note 7)
Pins 11, 19, 20
2
0
-300
V
DD
-1
20
V
DD
0.5
10
V
V
µA
µA
V
V
ns
V
V
mV p-p
%
V
IH
= V
DD
V
IL
= V
EE
Pins 15, 14
I
O
= -0.5mA
I
O
= 0.5mA
CL = 15pF, RL = 15kΩ (Note 7)
Pins 16 & 17
(Note 5)
CL = 15pF (GND) (Note 7)
CL = 5pF (Diff) (Note 7)
(Note 7)
Pins 21 and 9
I
O
= 0.5mA
I
O
= -10µA
Pin 8
0.5
V
DD
-1.25
V
DD
-1
V
DD
-0.8
V
OH
-0.1
220
43
0.2
V
DD
0.5
V
DD
-1
1.1
-10
V
V
V
µA
1.35
10
Notes On Electrical Characteristics:-
All RF measurements are made with appropriate matching to the input or output
impedances, such as balun transformers, and levels refer to matched 50ohm ports (see figure 3 for test circuit)
1.
2.
3.
4.
5.
6.
RF input impedance (series) without input matching components connected - expressed as Real impedance with reactive
inductor value. Measured at 1575.42MHz.
Input matched to 50ohm, output loaded wlth 600ohm differential
Maximum Stage 3 input signal amplitude for correct AGC operation = 20mV rms.
VCO regulator voltage measured with respect to Vcc (OSC) - pin 5.
The OPCLK outputs are differential and are referenced to V
DD
.
Minimum gain requirement expressions:
-7dBm < -174dBm/Hz + 19dB + G1 + G2 + G3 - 21dB + 63dB
where -7dBm = typical IF Output level with AGC active (equivalent to 100mV rms)
-174dBm/Hz = background noise level at RF input
19dB = sum of LNA gain and noise figure
-21dB = total loss in 175MHz and 35MHz filters
63dB = summation of noise over a 2MHz bandwidth
Rearranging the above expression gives G1 + G2 + G3 > 106dB.
7. This parameter is not production tested.
8. This impedance is toleranced at +/-30% and is not production tested.
9. Roll off occurs in on-chip capacitive coupling IF Output to input of ADC circuit. Not measurable at IF Output.
10. CW input on pins 47 & 48 of 35.42MHz at 7mV rms.
11. This input impedance applies to the typical input level. The impedance is level dependent and is not tested or guaranteed.
5
MITEL [ MITEL NETWORKS CORPORATION ]
