欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS27C512-15ECAM/Q 参数 Datasheet PDF下载

AS27C512-15ECAM/Q图片预览
型号: AS27C512-15ECAM/Q
PDF下载: 下载PDF文件 查看货源
内容描述: [UVPROM, 64KX8, 150ns, CMOS, CQCC32, 0.450 X 0.550 INCH, WINDOWED, CERAMIC, LCC-32]
分类和应用: 可编程只读存储器内存集成电路
文件页数/大小: 13 页 / 120 K
品牌: MICROSS [ MICROSS COMPONENTS ]
 浏览型号AS27C512-15ECAM/Q的Datasheet PDF文件第3页浏览型号AS27C512-15ECAM/Q的Datasheet PDF文件第4页浏览型号AS27C512-15ECAM/Q的Datasheet PDF文件第5页浏览型号AS27C512-15ECAM/Q的Datasheet PDF文件第6页浏览型号AS27C512-15ECAM/Q的Datasheet PDF文件第8页浏览型号AS27C512-15ECAM/Q的Datasheet PDF文件第9页浏览型号AS27C512-15ECAM/Q的Datasheet PDF文件第10页浏览型号AS27C512-15ECAM/Q的Datasheet PDF文件第11页  
UVEPROM
Austin Semiconductor, Inc.
SMJ27C512
AS27C512
CAPACITANCE OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND
OPERATING CASE TEMPERATURE, f = 1MHz*
PARAMETER
C
I
C
O
Input capacitance
Output capacitance
TEST CONDITIONS
V
I
= 0V
V
O
= 0V
G\ /V
PP
= 0V
TYP**
6
10
20
UNIT
pF
pF
pF
C
G
/V
PP
G\ /V
PP
input capacitance
* Capacitance measurements are made on sample basis only.
** All typical values are at T
C
= 25°C and nominal voltages.
SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY
VOLTAGE AND OPERATING CASE TEMPERATURE
PARAMETER
t
a(A)
t
a(E)
t
en(G)
t
dis
t
v(A)
Access time from address
Access time from E\
Output enable time from G\ /V
PP
Output disable time from G\ /V
PP
or E\,
whichever occurs first
Output data valid time after change of
address, E\, or G\, whichever occurs first
3
3
TEST
CONDITIONS
1,2
-12
-15
-20
-25
MIN MAX MIN MAX MIN MAX MIN MAX
120
120
35
150
150
45
0
40
0
200
200
60
60
0
250
250
100
60
UNIT
ns
ns
ns
ns
See Figure 2
0
35
0
0
0
0
ns
NOTES:
1. Timing measurements are made at 2V for logic high and 0.8V for logic low. (see Figure 2)
2. Common test conditions apply for t
dis
except during programming.
3. Value calculated from 0.5V delta to measured output level. This parameter is only sampled and not 100% tested.
RECOMMENDED TIMING REQUIREMENTS FOR PROGRAMMING: V
CC
= 6.5V and
G\ /V
PP
= 13V (SNAP! Pulse), T
C
= 25°C (see Figure 2)
MIN
t
dis(E)
t
h(A)
t
h(D)
t
h(VPP)
t
rec(PG)
t
su(A)
t
su(D)
t
su(Vpp)
t
su(Vcc)
t
v(ELD)
t
r(PG)
Output disable time from E\
Hold Time, address
Hold time, address
Hold time, G\ /V
PP
Recovery time, G\ /V
PP
Setup Time, Address
Setup Time, Data
Setup Time, G\ /V
PP
Setup Time, V
CC
Data valid from E\ low
G\ /V
PP
rise time
50
0
0
2
2
95
2
2
2
2
2
1
100
105
NOM
MAX
130
UNIT
ns
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
ns
t
w(IPGM)
Pulse duration, initial program
SMJ27C512/AS27C512
Rev. 2.5 10/03
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
7