欢迎访问ic37.com |
会员登录 免费注册
发布采购

VSP9425B 参数 Datasheet PDF下载

VSP9425B图片预览
型号: VSP9425B
PDF下载: 下载PDF文件 查看货源
内容描述: PRIMUS强大的扫描速率转换器包括多标准解码器颜色 [PRIMUS Powerful Scan-Rate Converter including Multistandard Color Decoder]
分类和应用: 解码器转换器
文件页数/大小: 126 页 / 1601 K
品牌: MICRONAS [ MICRONAS ]
 浏览型号VSP9425B的Datasheet PDF文件第2页浏览型号VSP9425B的Datasheet PDF文件第3页浏览型号VSP9425B的Datasheet PDF文件第4页浏览型号VSP9425B的Datasheet PDF文件第5页浏览型号VSP9425B的Datasheet PDF文件第7页浏览型号VSP9425B的Datasheet PDF文件第8页浏览型号VSP9425B的Datasheet PDF文件第9页浏览型号VSP9425B的Datasheet PDF文件第10页  
bin1
41
YUV
(26)
U
Y
U,V
Insert
(30)
(34)
(33)
UV
in
V
Down
Sampling
Main
GAIN
ADCG
or Bypass
(25)
Anti-alias,
Deskew
Clamping
Correction
fbl1
U,V
Saturation
37
(13)
(18)
(22)
2
Soft-mix
UV Noise
Reduction
(37)
Channel
Mux
(31)
H-
prescaler
H/V-
Acquisition
Y
in
(38)
Y Noise
Reduction
data buffer
data buffer
6
h50
v
14
69
70
18
20
cvbso1
v50
cvbso2 cvbso3
reset
xout
xin
63
62
61
24
cvbs1
52
Clamped, filterd sync signal
648 MHz clk
GAIN
AGC
generator
xtal
Oscillator
Divider
(20.25, 40.5 MHz)
23
17
Output
Sync
BLANK
(9)
cvbs2
53
Sync
(6)
clamping signals
to ADCs
ADC1
vout
hout
H
V
Y Delay
(8)
(10)
(36, 72 MHz)
U,V
Y
(11)
CVBS/Y
216 MHz clk
Line-locked
(40)
(2)
Notch
Deskew
LL-PLL
Divider
648 MHz
DTO
Line-locked
Clocks
Freerunning
Clocks
27
cvbs3
54
Delay
Control
(PAL/SECAM)
(7)
(4)
Output
Sync
Controller
clkout
VSP 94x2A
cvbs4
55
Source
Select
GAIN
Fig. 1–1:
Block Diagram
1H Delay
Letterbox
Detection
(55)
Read
Control
(39)
(58)
75
cvbs5
56
Input
Sync
(1)
ADC2
C
Color
Decoder
(3)
(5)
YCSEL
cvbs6
57
Output
Data
Controller
Memory
Controller
941xA,
only
cvbs7
58
CLAMP
i656iclk
76
rin1
Y
39
GAIN
RGB
Y
Brightness
Contrast
eDRAM
ADCR
Anti-alias,
Deskew
Clamping
Correction
i656i0
77
gin1
40
(12)
(17)
(21)
Noise
Measure
ment
(32)
i656i1
78
i656i2
79
rin2
4:2:2
46
Source
Select
4:4:4
i656i3
80
(16)
GAIN
ADCB
(28)
F
(27)
(29)
FB
Anti-alias,
Deskew
Clamping
Correction
i656i4
1
gin2
47
Offset,
Gain
(14)
(19)
(23)
i656i5
2
bin2
48
GAIN
ADCF
Anti-alias,
Deskew
i656i6
3
fbl2
38
(15)
(20)
CLAMP
to
656decoder
i656i7
Aug. 16, 2004; 6251-552-1DS
Panorama
Generator
(43)
Background
Generator
(57)
656clk
9
CLKB36
656io0
32
GAIN
Peaking
(45)
940xA,
only
Coarse
Delay
4:4:4
DCTI
(46)
(49)
656io1
31
H-
postscaler
(42)
PRIMUS
(B13/B14)
VSP 94x2A
Pixel Mixer
(44)
8:8:8
(50)
Y DAC
(52)
OFFSET
Fine
Delay
GAIN
U DAC
(53)
OFFSET
2
ayout
656io2
30
656io3
22
ITU656
Decoder
656io4
21
(41)
79
auout
656io5
16
I²C
Interface
(56)
BLANEN
BLANK
8
656io6
15
ITU656
Encoder
(51)
GAIN
V DAC
(54)
76
CLKF20
Test-
Controller,
Memory Bist
avout
656io7
10
19
6
13
CLKF2PAD
(55)
Line-locked or
Freerunning
OFFSET
74
8
71
7
656hin/ 656vin/
clkf20 blank
adr/tdi
sda
scl
tclk
tms
DATA SHEET
Micronas