PRELIMINARY DATA SHEET
VDP 31xxB
V
SUPD
V
SUPO
P
N
N
N
BIAS
GNDD
GNDO
Fig. 4–17: Analog output pins ROUT, GOUT,
Fig. 4–13: Output pins FSY, MSY, CSY, INTLC,
BOUT, SVMOUT
PORT[6:0]
V
STDBY
V
SUPD
N
GNDD
Fig. 4–18: Output pin HOUT
P
N
P
N
BIAS
GNDD
V
SUPO
Fig. 4–14: Input pins SAFETY, VPROT, HFLB
N
GNDM
Fig. 4–19: Output pins RSW1, RSW2
V
SUPO
P
N
P
N
BIAS
V
SUPO
GNDO
Fig. 4–15: Input pins FBLIN1/2, RIN1/2, BIN1/2,
P
P
GIN1/2, SENSE
GNDV
Fig. 4–20: Output pins VERT, EW
V
SUPD
V
SUPO
P
N
VRD
+
ref. current
–
GNDD
int. ref.
voltage
XREF
GNDO
Fig. 4–16: Input pins COLOR[4:0], HCS,
PORT[6:0]
Fig. 4–21: Input pins XREF, VRD
Micronas
53