欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT48LC16M8A2FC-8ELIT 参数 Datasheet PDF下载

MT48LC16M8A2FC-8ELIT图片预览
型号: MT48LC16M8A2FC-8ELIT
PDF下载: 下载PDF文件 查看货源
内容描述: 同步DRAM [SYNCHRONOUS DRAM]
分类和应用: 内存集成电路动态存储器时钟
文件页数/大小: 59 页 / 1835 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号MT48LC16M8A2FC-8ELIT的Datasheet PDF文件第22页浏览型号MT48LC16M8A2FC-8ELIT的Datasheet PDF文件第23页浏览型号MT48LC16M8A2FC-8ELIT的Datasheet PDF文件第24页浏览型号MT48LC16M8A2FC-8ELIT的Datasheet PDF文件第25页浏览型号MT48LC16M8A2FC-8ELIT的Datasheet PDF文件第27页浏览型号MT48LC16M8A2FC-8ELIT的Datasheet PDF文件第28页浏览型号MT48LC16M8A2FC-8ELIT的Datasheet PDF文件第29页浏览型号MT48LC16M8A2FC-8ELIT的Datasheet PDF文件第30页  
128Mb: x4, x8, x16  
SDRAM  
CONCURRENT AUTO PRECHARGE  
An access command (READ or WRITE) to another  
bank while an access command with auto precharge  
enabled is executing is not allowed by SDRAMs, unless  
theSDRAMsupportsCONCURRENTAUTOPRECHARGE.  
Micron SDRAMs support CONCURRENT AUTO  
PRECHARGE. Four cases where CONCURRENT AUTO  
PRECHARGE occurs are defined below.  
bank n will begin when the READ to bank m is regis-  
tered (Figure 24).  
2. Interrupted by a WRITE (with or without auto  
precharge): A WRITE to bank m will interrupt a READ  
on bank n when registered. DQM should be used two  
clocks prior to the WRITE command to prevent bus  
contention. The PRECHARGE to bank n will begin  
when the WRITE to bank m is registered (Figure 25).  
READ with Auto Precharge  
1. Interrupted by a READ (with or without auto  
precharge): A READ to bank m will interrupt a READ  
on bank n, CAS latency later. The PRECHARGE to  
T0  
T1  
T2  
T3  
T4  
T5  
T6  
T7  
CLK  
READ - AP  
BANK n  
READ - AP  
BANK m  
NOP  
NOP  
NOP  
NOP  
NOP  
NOP  
COMMAND  
Page Active  
READ with Burst of 4  
Interrupt Burst, Precharge  
t
Idle  
BANK n  
t
RP - BANK n  
RP - BANK m  
Internal  
States  
Precharge  
Page Active  
READ with Burst of 4  
BANK m  
BANK n,  
COL a  
BANK m,  
COL d  
ADDRESS  
DQ  
D
a
OUT  
D
a + 1  
OUT  
D
OUT  
DOUT  
d + 1  
d
CAS Latency = 3 (BANK n)  
CAS Latency = 3 (BANK m)  
NOTE: DQM is LOW.  
Figure 24  
READ With Auto Precharge Interrupted by a READ  
T0  
T1  
T2  
T3  
T4  
T5  
T6  
T7  
CLK  
READ - AP  
BANK n  
WRITE - AP  
BANK m  
NOP  
NOP  
NOP  
NOP  
NOP  
NOP  
COMMAND  
Page  
Active  
READ with Burst of 4  
Page Active  
Interrupt Burst, Precharge  
t
Idle  
WR - BANK m  
BANK n  
t
RP - BANK  
n
Internal  
States  
Write-Back  
WRITE with Burst of 4  
BANK m  
BANK n,  
COL a  
BANK m,  
COL d  
ADDRESS  
1
DQM  
D
OUT  
DIN  
d
D
d + 1  
IN  
D
d + 2  
IN  
DIN  
d + 3  
DQ  
a
CAS Latency = 3 (BANK n)  
NOTE: 1. DQM is HIGH at T2 to prevent DOUT-a+1 from contending with DIN-d at T4.  
DONT CARE  
Figure 25  
READ With Auto Precharge Interrupted by a WRITE  
128Mb: x4, x8, x16 SDRAM  
128MSDRAM_E.p65 Rev. E; Pub. 1/02  
Micron Technology, Inc., reserves the right to change products or specifications without notice.  
©2001, Micron Technology, Inc.  
26  
 复制成功!