64Mb: x32
SDRAM
TABLE OF CONTENTS
Functional Block Diagram - 2 Meg x 32 .................
Pin Descriptions .....................................................
Functional Description
.........................................
Initialization ......................................................
Register Definition ............................................
Mode Register ...............................................
Burst Length ............................................
Burst Type ...............................................
CAS Latency ............................................
Operating Mode ......................................
Write Burst Mode ....................................
Commands
............................................................
Truth Table 1 (Commands and DQM Operation)
............
Command Inhibit .............................................
No Operation (NOP) ..........................................
Load Mode Register ...........................................
Active ................................................................
Read ................................................................
Write ................................................................
Precharge ...........................................................
Auto Precharge ..................................................
Burst Terminate .................................................
Auto Refresh ......................................................
Self Refresh ........................................................
Operation
...............................................................
Bank/Row Activation ........................................
Reads ................................................................
Writes ................................................................
Precharge ...........................................................
Power-Down ......................................................
Clock Suspend ..................................................
Burst Read/Single Write ....................................
4
5
6
6
6
6
6
7
8
8
8
9
9
10
10
10
10
10
10
10
10
11
11
11
12
12
13
19
21
21
22
22
Concurrent Auto Precharge ..............................
Write with Auto Precharge ...............................
Truth Table 2 (CKE)
................................................
Truth Table 3 (Current State, Same Bank)
.....................
Truth Table 4 (Current State, Different Bank)
.................
Absolute Maximum Ratings ..................................
DC Electrical Characteristics
and Operating Conditions ......................................
I
DD
Specifications and Conditions .........................
Capacitance ............................................................
23
24
25
26
28
30
30
30
32
AC Electrical Characteristics
(Timing Table) .... 32
AC Electrical Characteristics ................................... 34
Timing Waveforms
Initialize and Load Mode Register ....................
Power-Down Mode ..........................................
Clock Suspend Mode ........................................
Auto Refresh Mode ...........................................
Self Refresh Mode .............................................
Reads
Read – Single Read .......................................
Read – Without Auto Precharge .................
Read – With Auto Precharge .......................
Alternating Bank Read Accesses ..................
Read – Full-Page Burst .................................
Read – DQM Operation ..............................
Writes
Write – Single Write .....................................
Write – Without Auto Precharge ................
Write – With Auto Precharge ......................
Alternating Bank Write Accesses .................
Write – Full-Page Burst ................................
Write – DQM Operation .............................
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
64Mb: x32 SDRAM
64MSDRAMx32_5.p65 – Rev. B; Pub. 6/02
3
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2002, Micron Technology, Inc.