64Mb: x32 SDRAM
PRECHARGE Operation
PRECHARGE Operation
The PRECHARGE command (see Figure 11 (page 29)) is used to deactivate the open row
in a particular bank or the open row in all banks. The bank(s) will be available for a sub-
sequent row access some specified time (
t
RP) after the PRECHARGE command is is-
sued. Input A10 determines whether one or all banks are to be precharged, and in the
case where only one bank is to be precharged (A10 = LOW), inputs BA0 and BA1 select
the bank. When all banks are to be precharged (A10 = HIGH), inputs BA0 and BA1 are
treated as “Don’t Care.” After a bank has been precharged, it is in the idle state and
must be activated prior to any READ or WRITE commands being issued to that bank.
Auto Precharge
Auto precharge is a feature that performs the same individual-bank PRECHARGE func-
tion described previously, without requiring an explicit command. This is accomplished
by using A10 to enable auto precharge in conjunction with a specific READ or WRITE
command. A precharge of the bank/row that is addressed with the READ or WRITE
command is automatically performed upon completion of the READ or WRITE burst,
except in the continuous page burst mode where auto precharge does not apply. In the
specific case of write burst mode set to single location access with burst length set to
continuous, the burst length setting is the overriding setting and auto precharge does
not apply. Auto precharge is nonpersistent in that it is either enabled or disabled for
each individual READ or WRITE command.
Auto precharge ensures that the precharge is initiated at the earliest valid stage within a
burst. Another command cannot be issued to the same bank until the precharge time
(
t
RP) is completed. This is determined as if an explicit PRECHARGE command was is-
sued at the earliest possible time, as described for each burst type in the Burst Type
Micron SDRAM supports concurrent auto precharge; cases of concurrent auto pre-
charge for READs and WRITEs are defined below.
READ with auto precharge interrupted by a READ (with or without auto precharge)
A READ to bank
m
will interrupt a READ on bank
n
following the programmed CAS la-
tency. The precharge to bank
n
begins when the READ to bank
m
is registered (see Fig-
READ with auto precharge interrupted by a WRITE (with or without auto precharge)
A WRITE to bank
m
will interrupt a READ on bank
n
when registered. DQM should be
used two clocks prior to the WRITE command to prevent bus contention. The pre-
charge to bank
n
begins when the WRITE to bank
m
is registered (see Figure 35
WRITE with auto precharge interrupted by a READ (with or without auto precharge)
A READ to bank
m
will interrupt a WRITE on bank
n
when registered, with the data-out
appearing CL later. The precharge to bank
n
will begin after
t
WR is met, where
t
WR be-
gins when the READ to bank
m
is registered. The last valid WRITE to bank
n
will be da-
ta-in registered one clock prior to the READ to bank
m
(see Figure 40 (page 68)).
WRITE with auto precharge interrupted by a WRITE (with or without auto precharge)
A WRITE to bank
m
will interrupt a WRITE on bank
n
when registered. The precharge to
bank
n
will begin after
t
WR is met, where
t
WR begins when the WRITE to bank
m
is reg-
61
PDF: 09005aef811ce1fe
64mb_x32_sdram.pdf - Rev. T 04/13 EN
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
1999 Micron Technology, Inc. All rights reserved.
MICRON [ MICRON TECHNOLOGY ]
