256Mb, 3V Multiple I/O Serial Flash Memory
ADDRESS MODE Operations
ADDRESS MODE Operations
ENTER and EXIT 4-BYTE ADDRESS MODE Command
To initiate these commands, S# is driven LOW, and the command is input on DQn.
Table 33: ENTER and EXIT 4-BYTE ADDRESS MODE Operations
Operation Name
Description/Conditions
ENTER 4-BYTE ADDRESS MODE (B7h) The effect of the command is immediate. The default address mode is three bytes,
and the device returns to the default upon exiting the 4-byte address mode.
EXIT 4-BYTE ADDRESS MODE (E9h)
DEEP POWER-DOWN Operations
ENTER DEEP POWER-DOWN Command
To execute ENTER DEEP POWER-DOWN, S# must be driven HIGH after the eighth bit
of the command code is latched in, after which, tDP time must elapse before the supply
current is reduced to ICC2.. Any attempt to execute ENTER DEEP POWER-DOWN during
a WRITE operation is rejected without affecting the operation.
In deep power-down mode, no device error bits are set, the WEL state is unchanged,
and the device ignores all commands except RELEASE FROM DEEP POWER-DOWN,
RESET ENABLE, RESET, hardware reset, and power-loss rescue sequence commands.
RELEASE FROM DEEP POWER-DOWN Command
To execute the RELEASE FROM DEEP POWER-DOWN command, S# is driven LOW, fol-
lowed by the command code. Sending additional clock cycles on C while S# is driven
LOW voids the command.
RELEASE FROM DEEP POWER-DOWN is terminated by driving S# HIGH. The device
enters standby mode after S# is driven HIGH followed by a delay of tRDP. S# must re-
main HIGH during this time.
Table 34: DEEP POWER-DOWN Operations
Operation Name
Description/Conditions
ENTER DEEP
POWER-DOWN (B9h)
The command is used to place the device in deep power-down mode for the lowest device
power consumption, with device current reduced to ICC2. This command can also be used as
a software protection mechanism while the device is not in active use.
RELEASE FROM
DEEP POWER-DOWN (ABh)
The command is used to exit from deep power-down mode. The device also exits deep
power-down mode upon:
A power-down, entering standby mode with the next power-up.
A hardware or software reset operation, entering standby mode with a recovery time as
specified in the AC Reset Specifications.
CCMTD-1725822587-3368
mt25q-qljs-L256-ABA-xxT.pdf - Rev. K 07/18 EN
Micron Technology, Inc. reserves the right to change products or specifications without notice.
72
© 2014 Micron Technology, Inc. All rights reserved.
MICRON [ MICRON TECHNOLOGY ]
