32Mb, 64Mb, 128Mb: 3V Embedded Parallel NOR Flash
Registers
Table 16: Block Protection Status (Continued)
Nonvolatile
Protection Bit
Lock Bit1
Block
Protection
Status
Nonvolatile
Volatile
Protection Bit2 Protection Bit3
Block Protection Status
0
0
0
01h
Block protected by nonvolatile protection bit and vola-
tile protection bit; nonvolatile protection bit unchange-
able.
1. Nonvolatile protection bit lock bit: when cleared to 1, all nonvolatile protection bits are
unlocked; when set to 0, all nonvolatile protection bits are locked.
Notes:
2. Block nonvolatile protection bit: when cleared to 1, the block is unprotected; when set
to 0, the block is protected.
3. Block volatile protection bit: when cleared to 1, the block is unprotected; when set to 0,
the block is protected.
Figure 9: Lock Register Program Flowchart
Start
ENTER LOCK REGISTER COMMAND SET
Address-data (unlock) cycle 1
Address-data (unlock) cycle 2
Address-data cycle 3
PROGRAM LOCK REGISTER
Address-data cycle 1
Address-data cycle 2
Polling algorithm
Yes
Done?
No
No
DQ5 = 1
Yes
Success:
Failure:
EXIT PROTECTION COMMAND SET
(Returns to device read mode)
Address-data cycle 1
READ/RESET
(Returns device to read mode)
Address-data cycle 2
PDF: 09005aef84dc44a7
m29ew_32Mb-128Mb.pdf - Rev. B 11/12 EN
Micron Technology, Inc. reserves the right to change products or specifications without notice.
28
© 2012 Micron Technology, Inc. All rights reserved.