欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4520-I/ML 参数 Datasheet PDF下载

PIC18F4520-I/ML图片预览
型号: PIC18F4520-I/ML
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 412 页 / 6898 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4520-I/ML的Datasheet PDF文件第322页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第323页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第324页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第325页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第327页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第328页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第329页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第330页  
PIC18F2420/2520/4420/4520  
26.1 DC Characteristics: Supply Voltage  
PIC18F2420/2520/4420/4520 (Industrial)  
PIC18LF2420/2520/4420/4520 (Industrial)  
PIC18LF2420/2520/4420/4520  
Standard Operating Conditions (unless otherwise stated)  
(Industrial)  
Operating temperature  
-40°C TA +85°C for industrial  
Standard Operating Conditions (unless otherwise stated)  
PIC18F2420/2520/4420/4520  
Operating temperature  
-40°C TA +85°C for industrial  
-40°C TA +125°C for extended  
(Industrial, Extended)  
Param  
No.  
Symbol  
Characteristic  
Supply Voltage  
Min  
Typ Max Units  
Conditions  
D001  
VDD  
PIC18LF2X2X/4X20 2.0  
PIC18F2X20/4X20 4.2  
5.5  
5.5  
V
V
V
HS, XT, RC and LP Oscillator mode  
D002  
D003  
VDR  
RAM Data Retention  
1.5  
(1)  
Voltage  
VPOR  
VDD Start Voltage  
to Ensure Internal  
Power-on Reset Signal  
0.7  
V
See section on Power-on Reset for details  
D004  
SVDD  
VBOR  
VDD Rise Rate  
to Ensure Internal  
Power-on Reset Signal  
0.05  
V/ms See section on Power-on Reset for details  
Brown-out Reset Voltage  
PIC18LF2X2X/4X20  
BORV<1:0> = 11  
BORV<1:0> = 10  
All Devices  
D005  
D005  
2.00 2.11 2.22  
2.65 2.79 2.93  
V
V
(2)  
BORV<1:0> = 01  
4.11 4.33 4.55  
4.36 4.59 4.82  
V
V
BORV<1:0> = 00  
Legend: Shading of rows is to assist in readability of the table.  
Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.  
2: With BOR enabled, full-speed operation (FOSC = 40 MHz) is supported until a BOR occurs. This is valid although  
VDD may be below the minimum voltage for this frequency.  
DS39631E-page 324  
© 2008 Microchip Technology Inc.  
 复制成功!