欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4520-I/ML 参数 Datasheet PDF下载

PIC18F4520-I/ML图片预览
型号: PIC18F4520-I/ML
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 412 页 / 6898 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4520-I/ML的Datasheet PDF文件第290页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第291页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第292页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第293页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第295页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第296页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第297页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第298页  
PIC18F2420/2520/4420/4520  
MOVFF  
Move f to f  
MOVLB  
Move Literal to Low Nibble in BSR  
Syntax:  
MOVFF f ,f  
Syntax:  
MOVLW k  
s
d
Operands:  
0 f 4095  
Operands:  
Operation:  
Status Affected:  
Encoding:  
Description:  
0 k 255  
k BSR  
None  
s
0 f 4095  
d
Operation:  
(f ) f  
s
d
Status Affected:  
None  
0000  
0001  
kkkk  
kkkk  
Encoding:  
1st word (source)  
2nd word (destin.)  
The 8-bit literal ‘k’ is loaded into the  
Bank Select Register (BSR). The value  
of BSR<7:4> always remains ‘0’,  
1100  
1111  
ffff  
ffff  
ffff  
ffff  
ffffs  
ffffd  
Description:  
The contents of source register ‘f ’ are  
regardless of the value of k :k .  
s
7 4  
moved to destination register ‘f ’.  
d
Words:  
Cycles:  
1
1
Location of source ‘f ’ can be anywhere  
s
in the 4096-byte data space (000h to  
FFFh) and location of destination ‘f ’  
can also be anywhere from 000h to  
FFFh.  
Either source or destination can be W  
(a useful special situation).  
d
Q Cycle Activity:  
Q1  
Q2  
Q3  
Q4  
Decode  
Read  
literal ‘k’  
Process  
Data  
Write literal  
‘k’ to BSR  
MOVFFis particularly useful for  
transferring a data memory location to a  
peripheral register (such as the transmit  
buffer or an I/O port).  
The MOVFFinstruction cannot use the  
PCL, TOSU, TOSH or TOSL as the  
destination register.  
Example:  
MOVLB  
5
Before Instruction  
BSR Register =  
After Instruction  
BSR Register =  
02h  
05h  
Words:  
Cycles:  
2
2 (3)  
Q Cycle Activity:  
Q1  
Q2  
Q3  
Q4  
Decode  
Read  
register ‘f’  
(src)  
Process  
Data  
No  
operation  
Decode  
No  
operation  
No  
operation  
Write  
register ‘f’  
(dest)  
No dummy  
read  
Example:  
MOVFF  
REG1, REG2  
Before Instruction  
REG1  
REG2  
=
=
33h  
11h  
After Instruction  
REG1  
REG2  
=
=
33h  
33h  
DS39631E-page 292  
© 2008 Microchip Technology Inc.  
 复制成功!