欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4520-I/ML 参数 Datasheet PDF下载

PIC18F4520-I/ML图片预览
型号: PIC18F4520-I/ML
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 412 页 / 6898 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4520-I/ML的Datasheet PDF文件第283页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第284页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第285页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第286页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第288页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第289页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第290页浏览型号PIC18F4520-I/ML的Datasheet PDF文件第291页  
PIC18F2420/2520/4420/4520  
CPFSGT  
Compare f with W, Skip if f > W  
CPFSLT  
Compare f with W, Skip if f < W  
Syntax:  
CPFSGT f {,a}  
Syntax:  
CPFSLT f {,a}  
Operands:  
0 f 255  
a [0,1]  
Operands:  
0 f 255  
a [0,1]  
Operation:  
(f) – (W),  
skip if (f) > (W)  
(unsigned comparison)  
Operation:  
(f) – (W),  
skip if (f) < (W)  
(unsigned comparison)  
Status Affected:  
Encoding:  
None  
Status Affected:  
Encoding:  
None  
0110  
010a  
ffff  
ffff  
0110  
000a  
ffff  
ffff  
Description:  
Compares the contents of data memory  
location ‘f’ to the contents of the W by  
performing an unsigned subtraction.  
If the contents of ‘f’ are greater than the  
contents of WREG, then the fetched  
instruction is discarded and a NOPis  
executed instead, making this a  
Description:  
Compares the contents of data memory  
location ‘f’ to the contents of W by  
performing an unsigned subtraction.  
If the contents of ‘f’ are less than the  
contents of W, then the fetched  
instruction is discarded and a NOPis  
executed instead, making this a  
two-cycle instruction.  
two-cycle instruction.  
If ‘a’ is ‘0’, the Access Bank is selected.  
If ‘a’ is ‘1’, the BSR is used to select the  
GPR bank (default).  
If ‘a’ is ‘0’ and the extended instruction  
set is enabled, this instruction operates  
in Indexed Literal Offset Addressing  
mode whenever f 95 (5Fh). See  
Section 24.2.3 “Byte-Oriented and  
Bit-Oriented Instructions in Indexed  
Literal Offset Mode” for details.  
If ‘a’ is ‘0’, the Access Bank is selected.  
If ‘a’ is ‘1’, the BSR is used to select the  
GPR bank (default).  
Words:  
Cycles:  
1
1(2)  
Note: 3 cycles if skip and followed  
by a 2-word instruction.  
Q Cycle Activity:  
Q1  
Q2  
Q3  
Q4  
Words:  
Cycles:  
1
Decode  
Read  
register ‘f’  
Process  
Data  
No  
operation  
1(2)  
Note: 3 cycles if skip and followed  
by a 2-word instruction.  
If skip:  
Q1  
Q2  
Q3  
Q4  
Q Cycle Activity:  
Q1  
No  
operation  
No  
operation  
No  
operation  
No  
operation  
Q2  
Q3  
Q4  
No  
operation  
Decode  
Read  
register ‘f’  
Process  
Data  
If skip and followed by 2-word instruction:  
If skip:  
Q1  
Q2  
Q3  
Q4  
Q1  
No  
Q2  
No  
Q3  
No  
Q4  
No  
No  
operation  
No  
operation  
No  
operation  
No  
operation  
operation  
operation  
operation  
operation  
No  
No  
No  
No  
If skip and followed by 2-word instruction:  
operation  
operation  
operation  
operation  
Q1  
No  
operation  
No  
Q2  
No  
operation  
No  
Q3  
No  
operation  
No  
Q4  
No  
operation  
No  
Example:  
HERE  
NLESS  
LESS  
CPFSLT REG, 1  
:
:
operation  
operation  
operation  
operation  
Before Instruction  
PC  
W
=
=
Address (HERE)  
Example:  
HERE  
NGREATER  
GREATER  
CPFSGT REG, 0  
:
:
?
After Instruction  
If REG  
PC  
If REG  
PC  
<
=
=
W;  
Before Instruction  
Address (LESS)  
W;  
Address (NLESS)  
PC  
W
=
=
Address (HERE)  
?
After Instruction  
If REG  
PC  
>
=
W;  
Address (GREATER)  
If REG  
PC  
=
W;  
Address (NGREATER)  
© 2008 Microchip Technology Inc.  
DS39631E-page 285  
 复制成功!