欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4580-I/PT 参数 Datasheet PDF下载

PIC18F4580-I/PT图片预览
型号: PIC18F4580-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器与ECAN技术, 10位A / D和纳瓦技术 [28/40/44-Pin Enhanced Flash Microcontrollers with ECAN Technology, 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 490 页 / 8912 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4580-I/PT的Datasheet PDF文件第97页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第98页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第99页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第100页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第102页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第103页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第104页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第105页  
PIC18F2480/2580/4480/4580  
7.1  
Table Reads and Table Writes  
7.0  
FLASH PROGRAM MEMORY  
In order to read and write program memory, there are  
two operations that allow the processor to move bytes  
between the program memory space and the data RAM:  
The Flash program memory is readable, writable and  
erasable, during normal operation over the entire VDD  
range.  
Table Read (TBLRD)  
Table Write (TBLWT)  
A read from program memory is executed on one byte  
at a time. A write to program memory is executed on  
blocks of 8 bytes at a time. Program memory is erased  
in blocks of 64 bytes at a time. A bulk erase operation  
may not be issued from user code.  
The program memory space is 16 bits wide, while the  
data RAM space is 8 bits wide. Table reads and table  
writes move data between these two memory spaces  
through an 8-bit register (TABLAT).  
Writing or erasing program memory will cease  
instruction fetches until the operation is complete. The  
program memory cannot be accessed during the write  
or erase, therefore, code cannot execute. An internal  
programming timer terminates program memory writes  
and erases.  
Table read operations retrieve data from program  
memory and place it into the data RAM space.  
Figure 7-1 shows the operation of a table read with  
program memory and data RAM.  
Table write operations store data from the data memory  
space into holding registers in program memory. The  
procedure to write the contents of the holding registers  
into program memory is detailed in Section 7.5 “Writing  
to Flash Program Memory”. Figure 7-2 shows the  
operation of a table write with program memory and data  
RAM.  
Table operations work with byte entities. A table block  
containing data, rather than program instructions, is not  
required to be word aligned. Therefore, a table block can  
start and end at any byte address. If a table write is being  
used to write executable code into program memory,  
program instructions will need to be word aligned.  
FIGURE 7-1:  
TABLE READ OPERATION  
Instruction: TBLRD*  
Program Memory  
(1)  
Table Pointer  
Table Latch (8-bit)  
TABLAT  
TBLPTRU TBLPTRH TBLPTRL  
Program Memory  
(TBLPTR)  
Note 1: Table Pointer register points to a byte in program memory.  
© 2009 Microchip Technology Inc.  
DS39637D-page 101  
 复制成功!