欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4520-I/PT 参数 Datasheet PDF下载

PIC18F4520-I/PT图片预览
型号: PIC18F4520-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器
文件页数/大小: 412 页 / 6898 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4520-I/PT的Datasheet PDF文件第298页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第299页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第300页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第301页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第303页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第304页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第305页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第306页  
PIC18F2420/2520/4420/4520  
RLNCF  
Rotate Left f (No Carry)  
RRCF  
Rotate Right f through Carry  
Syntax:  
RLNCF f {,d {,a}}  
Syntax:  
RRCF f {,d {,a}}  
Operands:  
0 f 255  
d [0,1]  
a [0,1]  
Operands:  
0 f 255  
d [0,1]  
a [0,1]  
Operation:  
(f<n>) dest<n + 1>,  
(f<7>) dest<0>  
Operation:  
(f<n>) dest<n – 1>,  
(f<0>) C,  
(C) dest<7>  
Status Affected:  
Encoding:  
N, Z  
Status Affected:  
Encoding:  
C, N, Z  
0100  
01da  
ffff  
ffff  
0011  
00da  
ffff  
ffff  
Description:  
The contents of register ‘f’ are rotated  
one bit to the left. If ‘d’ is ‘0’, the result  
is placed in W. If ‘d’ is ‘1’, the result is  
stored back in register ‘f’ (default).  
If ‘a’ is ‘0’, the Access Bank is selected.  
If ‘a’ is ‘1’, the BSR is used to select the  
GPR bank (default).  
If ‘a’ is ‘0’ and the extended instruction  
set is enabled, this instruction operates  
in Indexed Literal Offset Addressing  
mode whenever f 95 (5Fh). See  
Section 24.2.3 “Byte-Oriented and  
Bit-Oriented Instructions in Indexed  
Literal Offset Mode” for details.  
Description:  
The contents of register ‘f’ are rotated  
one bit to the right through the Carry  
flag. If ‘d’ is ‘0’, the result is placed in W.  
If ‘d’ is ‘1’, the result is placed back in  
register ‘f’ (default).  
If ‘a’ is ‘0’, the Access Bank is selected.  
If ‘a’ is ‘1’, the BSR is used to select the  
GPR bank (default).  
If ‘a’ is ‘0’ and the extended instruction  
set is enabled, this instruction operates  
in Indexed Literal Offset Addressing  
mode whenever f 95 (5Fh). See  
Section 24.2.3 “Byte-Oriented and  
Bit-Oriented Instructions in Indexed  
Literal Offset Mode” for details.  
register f  
register f  
C
Words:  
Cycles:  
1
1
Words:  
Cycles:  
1
1
Q Cycle Activity:  
Q1  
Q2  
Q3  
Q4  
Q Cycle Activity:  
Q1  
Decode  
Read  
register ‘f’  
Process  
Data  
Write to  
destination  
Q2  
Q3  
Q4  
Decode  
Read  
register ‘f’  
Process  
Data  
Write to  
destination  
Example:  
RLNCF  
REG, 1, 0  
Before Instruction  
REG  
After Instruction  
Example:  
RRCF  
REG, 0, 0  
=
1010 1011  
0101 0111  
Before Instruction  
REG  
=
REG  
C
=
=
1110 0110  
0
After Instruction  
REG  
=
1110 0110  
W
C
=
=
0111 0011  
0
DS39631E-page 300  
© 2008 Microchip Technology Inc.  
 复制成功!