欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4520-I/P 参数 Datasheet PDF下载

PIC18F4520-I/P图片预览
型号: PIC18F4520-I/P
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管时钟
文件页数/大小: 412 页 / 6898 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4520-I/P的Datasheet PDF文件第170页浏览型号PIC18F4520-I/P的Datasheet PDF文件第171页浏览型号PIC18F4520-I/P的Datasheet PDF文件第172页浏览型号PIC18F4520-I/P的Datasheet PDF文件第173页浏览型号PIC18F4520-I/P的Datasheet PDF文件第175页浏览型号PIC18F4520-I/P的Datasheet PDF文件第176页浏览型号PIC18F4520-I/P的Datasheet PDF文件第177页浏览型号PIC18F4520-I/P的Datasheet PDF文件第178页  
PIC18F2420/2520/4420/4520  
REGISTER 17-4: SSPCON1: MSSP CONTROL REGISTER 1 (I2C™ MODE)  
R/W-0  
WCOL  
R/W-0  
R/W-0  
SSPEN(1)  
R/W-0  
CKP  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
SSPOV  
SSPM3  
SSPM2  
SSPM1  
SSPM0  
bit 7  
bit 0  
Legend:  
R = Readable bit  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
-n = Value at POR  
bit 7  
WCOL: Write Collision Detect bit  
In Master Transmit mode:  
1= A write to the SSPBUF register was attempted while the I2C conditions were not valid for a  
transmission to be started (must be cleared in software)  
0= No collision  
In Slave Transmit mode:  
1= The SSPBUF register is written while it is still transmitting the previous word (must be cleared in  
software)  
0= No collision  
In Receive mode (Master or Slave modes):  
This is a “don’t care” bit.  
bit 6  
SSPOV: Receive Overflow Indicator bit  
In Receive mode:  
1= A byte is received while the SSPBUF register is still holding the previous byte (must be cleared in  
software)  
0= No overflow  
In Transmit mode:  
This is a “don’t care” bit in Transmit mode.  
bit 5  
bit 4  
SSPEN: Master Synchronous Serial Port Enable bit(1)  
1= Enables the serial port and configures the SDA and SCL pins as the serial port pins  
0= Disables serial port and configures these pins as I/O port pins  
CKP: SCK Release Control bit  
In Slave mode:  
1= Releases clock  
0= Holds clock low (clock stretch), used to ensure data setup time  
In Master mode:  
Unused in this mode.  
bit 3-0  
SSPM<3:0>: Master Synchronous Serial Port Mode Select bits(2)  
1111= I2C Slave mode, 10-bit address with Start and Stop bit interrupts enabled  
1110= I2C Slave mode, 7-bit address with Start and Stop bit interrupts enabled  
1011= I2C Firmware Controlled Master mode (Slave Idle)  
1000= I2C Master mode, clock = FOSC/(4 * (SSPADD + 1))  
0111= I2C Slave mode, 10-bit address  
0110= I2C Slave mode, 7-bit address  
Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.  
Note 1: When enabled, the SDA and SCL pins must be properly configured as inputs or outputs.  
DS39631E-page 172  
© 2008 Microchip Technology Inc.  
 复制成功!