PIC18F45J10 FAMILY
The SFRs can be classified into two sets: those
associated with the “core” device functionality (ALU,
Resets and interrupts) and those related to the periph-
eral functions. The Reset and Interrupt registers are
described in their respective chapters, while the ALU’s
STATUS register is described later in this section.
Registers related to the operation of a peripheral feature
are described in the chapter for that peripheral.
6.3.4
SPECIAL FUNCTION REGISTERS
The Special Function Registers (SFRs) are registers
used by the CPU and peripheral modules for controlling
the desired operation of the device. These registers are
implemented as static RAM. SFRs start at the top of
data memory (FFFh) and extend downward to occupy
the top half of Bank 15 (F80h to FFFh). A list of these
registers is given in Table 6-2 and Table 6-3.
The SFRs are typically distributed among the
peripherals whose functions they control. Unused SFR
locations are unimplemented and read as ‘0’s.
TABLE 6-2:
Address
SPECIAL FUNCTION REGISTER MAP FOR PIC18F45J10 FAMILY DEVICES
Name
Address
Name
Address
FBFh
FBEh
Name
Address
F9Fh
Name
FFFh
FFEh
FFDh
FFCh
FFBh
FFAh
FF9h
FF8h
FF7h
FF6h
FF5h
FF4h
FF3h
FF2h
FF1h
FF0h
FEFh
TOSU
TOSH
FDFh
INDF2(1)
CCPR1H
CCPR1L
IPR1
PIR1
PIE1
FDEh POSTINC2(1)
FDDh POSTDEC2(1)
FDCh PREINC2(1)
FDBh PLUSW2(1)
F9Eh
F9Dh
F9Ch
F9Bh
F9Ah
F99h
F98h
F97h
F96h
F95h
F94h
F93h
F92h
F91h
F90h
F8Fh
F8Eh
F8Dh
F8Ch
F8Bh
F8Ah
F89h
TOSL
FBDh CCP1CON
(2)
STKPTR
PCLATU
PCLATH
PCL
FBCh
FBBh
CCPR2H
CCPR2L
—
(2)
—
(2)
FDAh
FD9h
FD8h
FD7h
FD6h
FD5h
FD4h
FD3h
FD2h
FD1h
FD0h
FCFh
FCEh
FCDh
FCCh
FCBh
FCAh
FC9h
FC8h
FSR2H
FSR2L
FBAh CCP2CON
—
(2)
(2)
FB9h
—
—
(2)
TBLPTRU
TBLPTRH
TBLPTRL
TABLAT
PRODH
PRODL
INTCON
INTCON2
INTCON3
INDF0(1)
STATUS
TMR0H
TMR0L
T0CON
FB8h BAUDCON
FB7h ECCP1DEL(3)
FB6h ECCP1AS(3)
—
(2)
—
TRISE(3)
TRISD(3)
TRISC
FB5h
FB4h
FB3h
FB2h
FB1h
FB0h
FAFh
FAEh
FADh
FACh
FABh
FAAh
FA9h
FA8h
CVRCON
CMCON
(2)
—
(2)
OSCCON
—
TRISB
(2)
(2)
—
—
TRISA
(2)
(2)
WDTCON
RCON
—
—
(2)
SPBRGH
SPBRG
RCREG
TXREG
TXSTA
—
(2)
TMR1H
TMR1L
T1CON
TMR2
—
FEEh POSTINC0(1)
FEDh POSTDEC0(1)
FECh PREINC0(1)
FEBh PLUSW0(1)
SSP2BUF
LATE(3)
LATD(3)
LATC
PR2
RCSTA
(2)
FEAh
FE9h
FE8h
FE7h
FE6h POSTINC1(1)
FE5h POSTDEC1(1)
FE4h PREINC1(1)
FE3h PLUSW1(1)
FSR0H
FSR0L
WREG
INDF1(1)
T2CON
SSP1BUF
SSP1ADD
—
LATB
(2)
—
LATA
(2)
—
F88h SSP2ADD(3)
F87h SSP2STAT(3)
F86h SSP2CON1(3)
F85h SSP2CON2(3)
FC7h SSP1STAT
FC6h SSP1CON1
FC5h SSP1CON2
FA7h EECON2(1)
FA6h
FA5h
FA4h
FA3h
FA2h
FA1h
FA0h
EECON1
IPR3
FC4h
FC3h
FC2h
FC1h
FC0h
ADRESH
ADRESL
ADCON0
ADCON1
ADCON2
PIR3
F84h
F83h
F82h
F81h
F80h
PORTE(3)
PORTD(3)
PORTC
PORTB
PIE3
FE2h
FE1h
FE0h
FSR1H
FSR1L
BSR
IPR2
PIR2
PIE2
PORTA
Note 1: This is not a physical register.
2: Unimplemented registers are read as ‘0’.
3: This register is not available in 28-pin devices.
© 2009 Microchip Technology Inc.
DS39682E-page 61