欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F25J10-I/SS 参数 Datasheet PDF下载

PIC18F25J10-I/SS图片预览
型号: PIC18F25J10-I/SS
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚高性能, RISC微控制器 [28/40/44-Pin High-Performance, RISC Microcontrollers]
分类和应用: 微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 368 页 / 5652 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F25J10-I/SS的Datasheet PDF文件第189页浏览型号PIC18F25J10-I/SS的Datasheet PDF文件第190页浏览型号PIC18F25J10-I/SS的Datasheet PDF文件第191页浏览型号PIC18F25J10-I/SS的Datasheet PDF文件第192页浏览型号PIC18F25J10-I/SS的Datasheet PDF文件第194页浏览型号PIC18F25J10-I/SS的Datasheet PDF文件第195页浏览型号PIC18F25J10-I/SS的Datasheet PDF文件第196页浏览型号PIC18F25J10-I/SS的Datasheet PDF文件第197页  
PIC18F45J10 FAMILY  
The Stop condition begins with SDAx asserted low.  
When SDAx is sampled low, the SCLx pin is allowed to  
float. When the pin is sampled high (clock arbitration),  
the Baud Rate Generator is loaded with  
SSPxADD<6:0> and counts down to 0. After the BRG  
times out, SDAx is sampled. If SDAx is sampled low, a  
bus collision has occurred. This is due to another  
master attempting to drive a data ‘0’ (Figure 16-31). If  
the SCLx pin is sampled low before SDAx is allowed to  
float high, a bus collision occurs. This is another case  
of another master attempting to drive a data ‘0’  
(Figure 16-32).  
16.4.17.3 Bus Collision During a Stop  
Condition  
Bus collision occurs during a Stop condition if:  
a) After the SDAx pin has been deasserted and  
allowed to float high, SDAx is sampled low after  
the BRG has timed out.  
b) After the SCLx pin is deasserted, SCLx is  
sampled low before SDAx goes high.  
FIGURE 16-31:  
BUS COLLISION DURING A STOP CONDITION (CASE 1)  
SDAx sampled  
low after TBRG,  
set BCLxIF  
TBRG  
TBRG  
TBRG  
SDAx  
SDAx asserted low  
SCLx  
PEN  
BCLxIF  
P
0’  
0’  
SSPxIF  
FIGURE 16-32:  
BUS COLLISION DURING A STOP CONDITION (CASE 2)  
TBRG  
TBRG  
TBRG  
SDAx  
SCLx goes low before SDAx goes high,  
set BCLxIF  
Assert SDAx  
SCLx  
PEN  
BCLxIF  
P
0’  
0’  
SSPxIF  
© 2009 Microchip Technology Inc.  
DS39682E-page 191  
 复制成功!