欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18LF6720-I/PT 参数 Datasheet PDF下载

PIC18LF6720-I/PT图片预览
型号: PIC18LF6720-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 八十〇分之六十四引脚高性能1 Mbit的增强型闪存微控制器与A / D [64/80-Pin High Performance 1 Mbit Enhanced FLASH Microcontrollers with A/D]
分类和应用: 闪存微控制器
文件页数/大小: 366 页 / 6797 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第225页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第226页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第227页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第228页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第230页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第231页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第232页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第233页  
PIC18FXX20  
20.7 Comparator Operation During  
SLEEP  
20.9 Analog Input Connection  
Considerations  
When a comparator is active and the device is placed  
in SLEEP mode, the comparator remains active and  
the interrupt is functional, if enabled. This interrupt will  
wake-up the device from SLEEP mode, when enabled.  
While the comparator is powered up, higher SLEEP  
currents than shown in the power-down current  
specification will occur. Each operational comparator  
will consume additional current, as shown in the com-  
parator specifications. To minimize power consumption  
while in SLEEP mode, turn off the comparators,  
CM<2:0> = 111, before entering SLEEP. If the device  
wakes up from SLEEP, the contents of the CMCON  
register are not affected.  
A simplified circuit for an analog input is shown in  
Figure 20-4. Since the analog pins are connected to a  
digital output, they have reverse biased diodes to VDD  
and VSS. The analog input, therefore, must be between  
VSS and VDD. If the input voltage deviates from this  
range by more than 0.6V in either direction, one of the  
diodes is forward biased and a latchup condition may  
occur. A maximum source impedance of 10 kis rec-  
ommended for the analog sources. Any external com-  
ponent connected to an analog input pin, such as a  
capacitor or a Zener diode, should have very little  
leakage current.  
20.8 Effects of a RESET  
A device RESET forces the CMCON register to its  
RESET state, causing the comparator module to be in  
the comparator RESET mode, CM<2:0> = 000. This  
ensures that all potential inputs are analog inputs.  
Device current is minimized when analog inputs are  
present at RESET time. The comparators will be  
powered down during the RESET interval.  
FIGURE 20-4:  
COMPARATOR ANALOG INPUT MODEL  
VDD  
VT = 0.6V  
RIC  
RS < 10k  
AIN  
Comparator  
Input  
ILEAKAGE  
CPIN  
5 pF  
VA  
VT = 0.6V  
±500 nA  
VSS  
Legend:  
CPIN  
VT  
=
Input Capacitance  
Threshold Voltage  
=
ILEAKAGE = Leakage Current at the pin due to various junctions  
RIC  
RS  
VA  
=
=
=
Interconnect Resistance  
Source Impedance  
Analog Voltage  
2003 Microchip Technology Inc.  
Advance Information  
DS39609A-page 227  
 复制成功!