欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F8621-I/PT 参数 Datasheet PDF下载

PIC18F8621-I/PT图片预览
型号: PIC18F8621-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 八十〇分之六十四引脚高性能, 64 KB的增强型闪存微控制器与A / D [64/80-Pin High-Performance, 64-Kbyte Enhanced Flash Microcontrollers with A/D]
分类和应用: 闪存微控制器和处理器外围集成电路装置时钟
文件页数/大小: 396 页 / 6639 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F8621-I/PT的Datasheet PDF文件第208页浏览型号PIC18F8621-I/PT的Datasheet PDF文件第209页浏览型号PIC18F8621-I/PT的Datasheet PDF文件第210页浏览型号PIC18F8621-I/PT的Datasheet PDF文件第211页浏览型号PIC18F8621-I/PT的Datasheet PDF文件第213页浏览型号PIC18F8621-I/PT的Datasheet PDF文件第214页浏览型号PIC18F8621-I/PT的Datasheet PDF文件第215页浏览型号PIC18F8621-I/PT的Datasheet PDF文件第216页  
PIC18F6525/6621/8525/8621  
If SDA is low, a bus collision has occurred (i.e., another  
18.4.17.2 Bus Collision During a Repeated  
Start Condition  
master is attempting to transmit a data ‘0’, Figure 18-29).  
If SDA is sampled high, the BRG is reloaded and begins  
counting. If SDA goes from high-to-low before the BRG  
times out, no bus collision occurs because no two  
masters can assert SDA at exactly the same time.  
During a Repeated Start condition, a bus collision  
occurs if:  
a) A low level is sampled on SDA when SCL goes  
from low level to high level.  
If SCL goes from high-to-low before the BRG times out  
and SDA has not already been asserted, a bus collision  
occurs. In this case, another master is attempting to  
transmit a data ‘1’ during the Repeated Start condition,  
see Figure 18-30.  
b) SCL goes low before SDA is asserted low,  
indicating that another master is attempting to  
transmit a data ‘1’.  
When the user deasserts SDA and the pin is allowed to  
float high, the BRG is loaded with SSPADD<6:0> and  
counts down to ‘0’. The SCL pin is then deasserted and  
when sampled high, the SDA pin is sampled.  
If, at the end of the BRG time-out, both SCL and SDA  
are still high, the SDA pin is driven low and the BRG is  
reloaded and begins counting. At the end of the count  
regardless of the status of the SCL pin, the SCL pin is  
driven low and the Repeated Start condition is  
complete.  
FIGURE 18-29:  
BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)  
SDA  
SCL  
Sample SDA when SCL goes high.  
If SDA = 0, set BCLIF and release SDA and SCL.  
RSEN  
BCLIF  
Cleared in software  
0’  
S
0’  
SSPIF  
FIGURE 18-30:  
BUS COLLISION DURING REPEATED START CONDITION (CASE 2)  
TBRG  
TBRG  
SDA  
SCL  
SCL goes low before SDA,  
set BCLIF. Release SDA and SCL.  
BCLIF  
RSEN  
Interrupt cleared  
in software  
0’  
S
SSPIF  
DS39612B-page 210  
2005 Microchip Technology Inc.