欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F8680-I/PT 参数 Datasheet PDF下载

PIC18F8680-I/PT图片预览
型号: PIC18F8680-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 64 /68/ 80引脚高性能, 64 KB的增强型闪存微控制器与ECAN模块 [64/68/80-Pin High-Performance, 64-Kbyte Enhanced Flash Microcontrollers with ECAN Module]
分类和应用: 闪存微控制器
文件页数/大小: 496 页 / 8365 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F8680-I/PT的Datasheet PDF文件第173页浏览型号PIC18F8680-I/PT的Datasheet PDF文件第174页浏览型号PIC18F8680-I/PT的Datasheet PDF文件第175页浏览型号PIC18F8680-I/PT的Datasheet PDF文件第176页浏览型号PIC18F8680-I/PT的Datasheet PDF文件第178页浏览型号PIC18F8680-I/PT的Datasheet PDF文件第179页浏览型号PIC18F8680-I/PT的Datasheet PDF文件第180页浏览型号PIC18F8680-I/PT的Datasheet PDF文件第181页  
PIC18F6585/8585/6680/8680  
The control register for CCP1 is shown in Register 16-1.  
16.0 ENHANCED CAPTURE/  
COMPARE/PWM (ECCP)  
MODULE  
In addition to the expanded functions of the  
CCP1CON register, the CCP1 module has two  
additional registers associated with enhanced PWM  
The CCP1 module is implemented as a standard CCP  
module with enhanced PWM capabilities. These capa-  
bilities allow for 2 or 4 output channels, user selectable  
polarity, dead-band control, and automatic shutdown  
and restart and are discussed in detail in Section 16.2  
“Enhanced PWM Mode”.  
operation and auto-shutdown features:  
• ECCP1DEL  
• ECCP1AS  
REGISTER 16-1: CCP1CON REGISTER  
R/W-0  
P1M1  
R/W-0  
P1M0  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
DC1B1  
DC1B0  
CCP1M3 CCP1M2 CCP1M1 CCP1M0  
bit 0  
bit 7  
bit 7-6  
P1M1:P1M0: Enhanced PWM Output Configuration bits  
If CCP1M<3:2> = 00, 01, 10:  
xx= P1A assigned as capture/compare input; P1B, P1C, P1D assigned as port pins  
If CCP1M<3:2> = 11:  
00= Single output; P1A modulated, P1B, P1C, P1D assigned as port pins  
01= Full-bridge output forward; P1D modulated; P1A active; P1B, P1C inactive  
10= Half-bridge output; P1A, P1B modulated with dead-band control; P1C, P1D assigned as  
port pins  
11= Full-bridge output reverse; P1B modulated; P1C active; P1A, P1D inactive  
bit 5-4  
DC1B1:DC1B0: PWM Duty Cycle bit 1 and bit 0  
Capture mode:  
Unused.  
Compare mode:  
Unused.  
PWM mode:  
These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are  
found in CCPR1L.  
bit 3-0  
CCP1M3:CCP1M0: Enhanced CCP Mode Select bits  
0000=Capture/Compare/PWM off (resets CCP1 module)  
0001=Reserved  
0010=Compare mode, toggle output on match  
0011=Capture mode, CAN message time-stamp  
0100=Capture mode, every falling edge  
0101=Capture mode, every rising edge  
0110=Capture mode, every 4th rising edge  
0111=Capture mode, every 16th rising edge  
1000=Compare mode, initialize CCP pin low, on compare match, force CCP pin high  
1001=Compare mode, initialize CCP pin high, on compare match, force CCP pin low  
1010=Compare mode, generate software interrupt only, CCP pin is unaffected  
1011=Compare mode, trigger special event, resets TMR1 or TMR3  
1100=PWM mode; P1A, P1C active-high; P1B, P1D active-high  
1101=PWM mode; P1A, P1C active-high; P1B, P1D active-low  
1110=PWM mode; P1A, P1C active-low; P1B, P1D active-high  
1111=PWM mode; P1A, P1C active-low; P1B, P1D active-low  
Legend:  
R = Readable bit  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
- n = Value at POR  
2004 Microchip Technology Inc.  
DS30491C-page 175