欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4431-I/P 参数 Datasheet PDF下载

PIC18F4431-I/P图片预览
型号: PIC18F4431-I/P
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器采用纳瓦技术,高性能PWM和A / D [28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D]
分类和应用: 闪存微控制器
文件页数/大小: 392 页 / 3127 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4431-I/P的Datasheet PDF文件第215页浏览型号PIC18F4431-I/P的Datasheet PDF文件第216页浏览型号PIC18F4431-I/P的Datasheet PDF文件第217页浏览型号PIC18F4431-I/P的Datasheet PDF文件第218页浏览型号PIC18F4431-I/P的Datasheet PDF文件第220页浏览型号PIC18F4431-I/P的Datasheet PDF文件第221页浏览型号PIC18F4431-I/P的Datasheet PDF文件第222页浏览型号PIC18F4431-I/P的Datasheet PDF文件第223页  
PIC18F2331/2431/4331/4431  
REGISTER 20-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER  
R/W-0  
SPEN  
R/W-0  
RX9  
R/W-0  
SREN  
R/W-0  
CREN  
R/W-0  
R-0  
R-0  
R-x  
ADDEN  
FERR  
OERR  
RX9D  
bit 7  
bit 0  
Legend:  
R = Readable bit  
-n = Value at POR  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
bit 7  
bit 6  
bit 5  
SPEN: Serial Port Enable bit  
1= Serial port enabled  
0= Serial port disabled  
RX9: 9-Bit Receive Enable bit  
1= Selects 9-bit reception  
0= Selects 8-bit reception  
SREN: Single Receive Enable bit  
Asynchronous mode:  
Don’t care.  
Synchronous mode – Master:  
1= Enables single receive  
0= Disables single receive  
This bit is cleared after reception is complete.  
Synchronous mode – Slave:  
Don’t care.  
bit 4  
CREN: Continuous Receive Enable bit  
Asynchronous mode:  
1= Enables receiver  
0= Disables receiver  
Synchronous mode:  
1= Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN)  
0= Disables continuous receive  
bit 3  
ADDEN: Address Detect Enable bit  
Asynchronous mode 9-Bit (RX9 = 1):  
1= Enables address detection, enables interrupt and loads the receive buffer when RSR<8> is set  
0= Disables address detection, all bytes are received and ninth bit can be used as parity bit  
Asynchronous mode 8-Bit (RX9 = 0):  
Don’t care.  
bit 2  
bit 1  
bit 0  
FERR: Framing Error bit  
1= Framing error (can be cleared by reading RCREGx register and receiving next valid byte)  
0= No framing error  
OERR: Overrun Error bit  
1= Overrun error (can be cleared by clearing bit, CREN)  
0= No overrun error  
RX9D: 9th Bit of Received Data  
This can be address/data bit or a parity bit and must be calculated by user firmware.  
2010 Microchip Technology Inc.  
DS39616D-page 219  
 复制成功!