欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4431-I/P 参数 Datasheet PDF下载

PIC18F4431-I/P图片预览
型号: PIC18F4431-I/P
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器采用纳瓦技术,高性能PWM和A / D [28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D]
分类和应用: 闪存微控制器
文件页数/大小: 392 页 / 3127 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4431-I/P的Datasheet PDF文件第196页浏览型号PIC18F4431-I/P的Datasheet PDF文件第197页浏览型号PIC18F4431-I/P的Datasheet PDF文件第198页浏览型号PIC18F4431-I/P的Datasheet PDF文件第199页浏览型号PIC18F4431-I/P的Datasheet PDF文件第201页浏览型号PIC18F4431-I/P的Datasheet PDF文件第202页浏览型号PIC18F4431-I/P的Datasheet PDF文件第203页浏览型号PIC18F4431-I/P的Datasheet PDF文件第204页  
PIC18F2331/2431/4331/4431  
18.12.3 PWM OUTPUTS WHILE IN FAULT  
CONDITION  
18.12.4 PWM OUTPUTS IN DEBUG MODE  
The BRFEN bit in the FLTCONFIG register controls the  
simulation of a Fault condition, when a breakpoint is hit,  
while debugging the application using an In-Circuit  
Emulator (ICE) or an In-Circuit Debugger (ICD). Setting  
the BRFEN to high, enables the Fault condition on  
breakpoint, thus driving the PWM outputs to the inactive  
state. This is done to avoid any continuous keeping of  
status on the PWM pin, which may result in damage of  
the power devices connected to the PWM outputs.  
While in the Fault state (i.e., one or both FLTA and  
FLTB inputs are active), the PWM output signals are  
driven into their inactive states. The selection of which  
PWM outputs are deactivated (while in the Fault state)  
is determined by the FLTCON bit in the FLTCONFIG  
register as follows:  
• FLTCON = 1: When FLTA or FLTB is asserted,  
the PWM outputs (i.e., PWM<7:0>) are driven into  
their inactive state.  
If BRFEN = 0, the Fault condition on breakpoint is  
disabled.  
• FLTCON = 0: When FLTA or FLTB is asserted,  
only PWM<5:0> outputs are driven inactive,  
leaving PWM<7:6> activated.  
Note:  
It is highly recommended to enable the  
Fault condition on breakpoint if a debug-  
ging tool is used while developing the  
firmware and high-power circuitry. When  
the device is ready to program after  
debugging the firmware, the BRFEN bit  
can be disabled.  
Note:  
Disabling only three PWM channels and  
leaving one PWM channel enabled when  
in the Fault state, allows the flexibility to  
have at least one PWM channel enabled.  
None of the PWM outputs can be enabled  
(driven with the PWM Duty Cycle  
registers) while FLTCON = 1and the Fault  
condition is present.  
DS39616D-page 200  
2010 Microchip Technology Inc.  
 复制成功!