欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4431-I/P 参数 Datasheet PDF下载

PIC18F4431-I/P图片预览
型号: PIC18F4431-I/P
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器采用纳瓦技术,高性能PWM和A / D [28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D]
分类和应用: 闪存微控制器
文件页数/大小: 392 页 / 3127 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4431-I/P的Datasheet PDF文件第194页浏览型号PIC18F4431-I/P的Datasheet PDF文件第195页浏览型号PIC18F4431-I/P的Datasheet PDF文件第196页浏览型号PIC18F4431-I/P的Datasheet PDF文件第197页浏览型号PIC18F4431-I/P的Datasheet PDF文件第199页浏览型号PIC18F4431-I/P的Datasheet PDF文件第200页浏览型号PIC18F4431-I/P的Datasheet PDF文件第201页浏览型号PIC18F4431-I/P的Datasheet PDF文件第202页  
PIC18F2331/2431/4331/4431  
18.11.2 OUTPUT POLARITY CONTROL  
18.11 PWM Output and Polarity Control  
The polarity of the PWM I/O pins is set during device  
programming via the HPOL and LPOL Configuration  
bits in the CONFIG3L Configuration register. The  
HPOL Configuration bit sets the output polarity for the  
high side PWM outputs: PWM1, PWM3, PWM5 and  
PWM7. The polarity is active-low when HPOL is  
cleared (= 0), and active-high when it is set (= 1).  
There are three device Configuration bits associated  
with the PWM module that provide PWM output pin  
control defined in the CONFIG3L Configuration  
register. They are:  
• HPOL  
• LPOL  
• PWMPIN  
The LPOL Configuration bit sets the output polarity for  
the low side PWM outputs: PWM0, PWM2, PWM4 and  
PWM6. As with HPOL, they are active-low when LPOL  
is cleared and active-high when it is set.  
These three Configuration bits work in conjunction with  
the three PWM Enable bits (PWMEN<2:0>) in the  
PWMCON0 register. The Configuration bits and PWM  
enable bits ensure that the PWM pins are in the correct  
states after a device Reset occurs.  
All output signals generated by the PWM module are  
referenced to the polarity control bits, including those  
generated by Fault inputs or manual override (see  
Section 18.10 “PWM Output Override”).  
18.11.1 OUTPUT PIN CONTROL  
The PWMEN<2:0> control bits enable each PWM  
output pin as required in the application.  
The default polarity Configuration bits have the PWM  
I/O pins in active-high output polarity.  
All PWM I/O pins are general purpose I/O. When a pair  
of pins are enabled for PWM output, the PORT and  
TRIS registers controlling the pins are disabled. Refer  
to Figure 18-23 for details.  
FIGURE 18-23:  
PWM I/O PIN BLOCK DIAGRAM  
PWM Signal from Module  
1
0
PWM Pin Enable  
Data Bus  
D
Q
Q
VDD  
P
WR PORT  
CK  
Data Latch  
I/O Pin  
D
Q
Q
N
WR TRIS  
RD TRIS  
CK  
VSS  
TRIS Latch  
TTL or  
Schmitt  
Trigger  
Q
D
EN  
RD PORT  
Note: I/O pin has protection diodes to VDD and VSS. PWM polarity selection logic not shown for clarity.  
DS39616D-page 198  
2010 Microchip Technology Inc.  
 复制成功!