欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18LF6620-I/PT 参数 Datasheet PDF下载

PIC18LF6620-I/PT图片预览
型号: PIC18LF6620-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 八十〇分之六十四引脚高性能1 Mbit的增强型闪存微控制器与A / D [64/80-Pin High Performance 1 Mbit Enhanced FLASH Microcontrollers with A/D]
分类和应用: 闪存微控制器和处理器外围集成电路PC时钟
文件页数/大小: 366 页 / 6797 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第298页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第299页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第300页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第301页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第303页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第304页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第305页浏览型号PIC18LF6620-I/PT的Datasheet PDF文件第306页  
PIC18FXX20  
XORWF  
Exclusive OR W with f  
Syntax:  
[ label ] XORWF f [,d [,a]  
Operands:  
0 f 255  
d [0,1]  
a [0,1]  
Operation:  
(W) .XOR. (f) dest  
Status Affected:  
Encoding:  
N, Z  
0001  
10da  
ffff  
ffff  
Description:  
Exclusive OR the contents of W  
with register 'f'. If 'd' is 0, the result  
is stored in W. If 'd' is 1, the result is  
stored back in the register 'f'  
(default). If ‘a’ is 0, the Access  
Bank will be selected, overriding  
the BSR value. If ‘a’ is 1, then the  
bank will be selected as per the  
BSR value (default).  
Words:  
Cycles:  
1
1
Q Cycle Activity:  
Q1  
Q2  
Q3  
Q4  
Decode  
Read  
Process  
Write to  
register 'f'  
Data  
destination  
XORWF  
REG, 1, 0  
Example:  
Before Instruction  
REG  
W
=
0xAF  
0xB5  
=
After Instruction  
REG  
W
=
=
0x1A  
0xB5  
DS39609A-page 300  
Advance Information  
2003 Microchip Technology Inc.