欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F2320-I/SP 参数 Datasheet PDF下载

PIC18F2320-I/SP图片预览
型号: PIC18F2320-I/SP
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚高性能,增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin High-Performance, Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 388 页 / 6899 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号PIC18F2320-I/SP的Datasheet PDF文件第219页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第220页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第221页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第222页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第224页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第225页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第226页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第227页  
PIC18F2220/2320/4220/4320
20.0
COMPARATOR MODULE
20.1
Comparator Configuration
The comparator module contains two analog compara-
tors. The inputs and outputs for the comparators are
multiplexed with the RA0 through RA5 pins. The on-
chip voltage reference (Section
can also be an input to
the comparators.
The CMCON register, shown as Register 20-1,
controls the comparator module’s input and output
multiplexers. A block diagram of the various
comparator configurations is shown in Figure 20-1.
There are eight modes of operation for the comparators.
The CM bits (CMCON<2:0>) are used to select these
modes. Figure 20-1 shows the eight possible modes.
The TRISA register controls the data direction of the
comparator pins for each mode. If the Comparator mode
is changed, the comparator output level may not be valid
for the specified mode change delay shown in the
Electrical Specifications (see
Note:
Comparator interrupts should be disabled
during a Comparator mode change.
Otherwise, a false interrupt may occur.
REGISTER 20-1:
CMCON REGISTER
R-0
C2OUT
bit 7
R-0
C1OUT
R/W-0
C2INV
R/W-0
C1INV
R/W-0
CIS
R/W-1
CM2
R/W-1
CM1
R/W-1
CM0
bit 0
bit 7
C2OUT:
Comparator 2 Output bit
When C2INV =
0:
1
= C2 V
IN
+ > C2 V
IN
-
0
= C2 V
IN
+ < C2 V
IN
-
When C2INV =
1:
1
= C2 V
IN
+ < C2 V
IN
-
0
= C2 V
IN
+ > C2 V
IN
-
C1OUT:
Comparator 1 Output bit
When C1INV =
0:
1
= C1 V
IN
+ > C1 V
IN
-
0
= C1 V
IN
+ < C1 V
IN
-
When C1INV =
1:
1
= C1 V
IN
+ < C1 V
IN
-
0
= C1 V
IN
+ > C1 V
IN
-
C2INV:
Comparator 2 Output Inversion bit
1
= C2 output inverted
0
= C2 output not inverted
C1INV:
Comparator 1 Output Inversion bit
1
= C1 output inverted
0
= C1 output not inverted
CIS:
Comparator Input Switch bit
When CM2:CM0 =
110:
1
= C1 V
IN
- connects to RA3/AN3
C2 V
IN
- connects to RA2/AN2
0
= C1 V
IN
- connects to RA0/AN0
C2 V
IN
- connects to RA1/AN1
CM2:CM0:
Comparator Mode bits
Legend:
R = Readable bit
- n = Value at POR
W = Writable bit
‘1’ = Bit is set
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
x = Bit is unknown
bit 6
bit 5
bit 4
bit 3
bit 2-0
2003 Microchip Technology Inc.
DS39599C-page 221