PIC16F913/914/916/917/946
2.2.2.6
PIR1 Register
The PIR1 register contains the interrupt flag bits, as
shown in Register 2-6.
Note:
Interrupt flag bits are set when an interrupt
condition occurs, regardless of the state of
its corresponding enable bit or the global
enable bit, GIE of the INTCON register.
User software should ensure the
appropriate interrupt flag bits are clear prior
to enabling an interrupt.
REGISTER 2-6:
PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1
R/W-0
EEIF
R/W-0
ADIF
R-0
R-0
R/W-0
SSPIF
R/W-0
R/W-0
R/W-0
RCIF
TXIF
CCP1IF
TMR2IF
TMR1IF
bit 7
bit 0
Legend:
R = Readable bit
-n = Value at POR
W = Writable bit
‘1’ = Bit is set
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared x = Bit is unknown
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
EEIF: EE Write Operation Interrupt Flag bit
1= The write operation completed (must be cleared in software)
0= The write operation has not completed or has not started
ADIF: A/D Converter Interrupt Flag bit
1= A/D conversion complete (must be cleared in software)
0= A/D conversion has not completed or has not been started
RCIF: USART Receive Interrupt Flag bit
1= The USART receive buffer is full (cleared by reading RCREG)
0= The USART receive buffer is not full
TXIF: USART Transmit Interrupt Flag bit
1= The USART transmit buffer is empty (cleared by writing to TXREG)
0= The USART transmit buffer is full
SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit
1= The Transmission/Reception is complete (must be cleared in software)
0= Waiting to Transmit/Receive
CCP1IF: CCP1 Interrupt Flag bit
Capture mode:
1= A TMR1 register capture occurred (must be cleared in software)
0= No TMR1 register capture occurred
Compare mode:
1= A TMR1 register compare match occurred (must be cleared in software)
0= No TMR1 register compare match occurred
PWM mode
Unused in this mode
bit 1
bit 0
TMR2IF: Timer2 to PR2 Interrupt Flag bit
1= A Timer2 to PR2 match occurred (must be cleared in software)
0= No Timer2 to PR2 match occurred
TMR1IF: Timer1 Overflow Interrupt Flag bit
1= The TMR1 register overflowed (must be cleared in software)
0= The TMR1 register did not overflow
© 2007 Microchip Technology Inc.
DS41250F-page 37