欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F913-I/ML 参数 Datasheet PDF下载

PIC16F913-I/ML图片预览
型号: PIC16F913-I/ML
PDF下载: 下载PDF文件 查看货源
内容描述: 40分之28 / 44/ 64引脚基于闪存的8位CMOS微控制器与LCD驱动器和纳瓦技术 [28/40/44/64-Pin Flash-Based, 8-Bit CMOS Microcontrollers with LCD Driver and nanoWatt Technology]
分类和应用: 驱动器闪存微控制器
文件页数/大小: 330 页 / 6045 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F913-I/ML的Datasheet PDF文件第162页浏览型号PIC16F913-I/ML的Datasheet PDF文件第163页浏览型号PIC16F913-I/ML的Datasheet PDF文件第164页浏览型号PIC16F913-I/ML的Datasheet PDF文件第165页浏览型号PIC16F913-I/ML的Datasheet PDF文件第167页浏览型号PIC16F913-I/ML的Datasheet PDF文件第168页浏览型号PIC16F913-I/ML的Datasheet PDF文件第169页浏览型号PIC16F913-I/ML的Datasheet PDF文件第170页  
PIC16F913/914/916/917/946  
component would be introduced into the panel.  
10.9 LCD Interrupts  
Therefore, when using Type-B waveforms, the user  
must synchronize the LCD pixel updates to occur within  
a subframe after the frame interrupt.  
The LCD timing generation provides an interrupt that  
defines the LCD frame timing.  
A new frame is defined to begin at the leading edge of  
the COM0 common signal. The interrupt will be set  
immediately after the LCD controller completes access-  
ing all pixel data required for a frame. This will occur at  
a fixed interval before the frame boundary (TFINT), as  
shown in Figure 10-17. The LCD controller will begin to  
access data for the next frame within the interval from  
the interrupt to when the controller begins to access  
data after the interrupt (TFWR). New data must be writ-  
ten within TFWR, as this is when the LCD controller will  
begin to access the data for the next frame.  
To correctly sequence writing while in Type-B, the  
interrupt will only occur on complete phase intervals. If  
the user attempts to write when the write is disabled,  
the WERR bit of the LCDCON register is set and the  
write does not occur.  
Note: The interrupt is not generated when the  
Type-A waveform is selected and when the  
Type-B with no multiplex (static) is  
selected.  
When the LCD driver is running with Type-B waveforms  
and the LMUX<1:0> bits are not equal to ‘00’ (static  
drive), there are some additional issues that must be  
addressed. Since the DC voltage on the pixel takes two  
frames to maintain zero volts, the pixel data must not  
change between subsequent frames. If the pixel data  
were allowed to change, the waveform for the odd  
frames would not necessarily be the complement of the  
waveform generated in the even frames and a DC  
FIGURE 10-17:  
WAVEFORMS AND INTERRUPT TIMING IN QUARTER-DUTY CYCLE DRIVE  
(EXAMPLE – TYPE-B, NON-STATIC)  
LCD  
Interrupt  
Occurs  
Controller Accesses  
Next Frame Data  
V
V
V
V
3
2
1
0
COM0  
COM1  
V
V
V
V
3
2
1
0
V
V
V
V
3
2
1
0
COM2  
COM3  
V
V
V
V
3
2
1
0
2 Frames  
Frame  
TFINT  
TFWR  
Frame  
Boundary  
Frame  
Boundary  
Boundary  
TFWR = TFRAME/2*(LMUX<1:0> + 1) + TCY/2  
TFINT = (TFWR/2 – (2 TCY + 40 ns)) minimum = 1.5(TFRAME/4) – (2 TCY + 40 ns)  
(TFWR/2 – (1 TCY + 40 ns)) maximum = 1.5(TFRAME/4) – (1 TCY + 40 ns)  
DS41250F-page 164  
© 2007 Microchip Technology Inc.  
 复制成功!