欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F818-I/P 参数 Datasheet PDF下载

PIC16F818-I/P图片预览
型号: PIC16F818-I/P
PDF下载: 下载PDF文件 查看货源
内容描述: 二十零分之一十八引脚增强型闪存微控制器采用纳瓦技术 [18/20-Pin Enhanced Flash Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 176 页 / 2941 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F818-I/P的Datasheet PDF文件第105页浏览型号PIC16F818-I/P的Datasheet PDF文件第106页浏览型号PIC16F818-I/P的Datasheet PDF文件第107页浏览型号PIC16F818-I/P的Datasheet PDF文件第108页浏览型号PIC16F818-I/P的Datasheet PDF文件第110页浏览型号PIC16F818-I/P的Datasheet PDF文件第111页浏览型号PIC16F818-I/P的Datasheet PDF文件第112页浏览型号PIC16F818-I/P的Datasheet PDF文件第113页  
PIC16F818/819  
COMF  
Complement f  
GOTO  
Unconditional Branch  
[ label ] GOTO k  
0 k 2047  
Syntax:  
Operands:  
[ label ] COMF f,d  
Syntax:  
0 f 127  
d [0,1]  
Operands:  
Operation:  
k PC<10:0>  
PCLATH<4:3> PC<12:11>  
Operation:  
(f) (destination)  
Status Affected:  
Description:  
Z
Status Affected: None  
The contents of register ‘f’ are  
complemented. If ‘d’ = 0, the  
result is stored in W. If ‘d’ = 1, the  
result is stored back in register ‘f’.  
Description:  
GOTOis an unconditional branch.  
The eleven-bit immediate value is  
loaded into PC bits<10:0>. The  
upper bits of PC are loaded  
from PCLATH<4:3>. GOTOis a  
two-cycle instruction.  
INCF  
Increment f  
DECF  
Decrement f  
Syntax:  
Operands:  
[ label ] INCF f,d  
Syntax:  
Operands:  
[ label ] DECF f,d  
0 f 127  
d [0,1]  
0 f 127  
d [0,1]  
Operation:  
(f) + 1 (destination)  
Operation:  
(f) – 1 (destination)  
Status Affected:  
Description:  
Z
Status Affected:  
Description:  
Z
The contents of register ‘f’ are  
incremented. If ‘d’ = 0, the result  
is placed in the W register. If  
‘d’ = 1, the result is placed back in  
register ‘f’.  
Decrement register ‘f’. If ‘d’ = 0,  
the result is stored in the W  
register. If ‘d’ = 1, the result is  
stored back in register ‘f’.  
DECFSZ  
Syntax:  
Decrement f, Skip if 0  
INCFSZ  
Syntax:  
Increment f, Skip if 0  
[ label ] DECFSZ f,d  
[ label ] INCFSZ f,d  
Operands:  
0 f 127  
d [0,1]  
Operands:  
0 f 127  
d [0,1]  
Operation:  
(f) – 1 (destination);  
skip if result = 0  
Operation:  
(f) + 1 (destination),  
skip if result = 0  
Status Affected: None  
Status Affected: None  
Description: The contents of register ‘f’ are  
Description: The contents of register ‘f’ are  
decremented. If ‘d’ = 0, the result  
is placed in the W register. If  
‘d’ = 1, the result is placed back in  
register ‘f’.  
incremented. If ‘d’ = 0, the result is  
placed in the W register. If ‘d’ = 1,  
the result is placed back in  
register ‘f’.  
If the result is ‘1’, the next  
instruction is executed. If the  
result is ‘0’, then a NOPis  
executed instead, making it a  
2 TCY instruction.  
If the result is ‘1’, the next  
instruction is executed. If the  
result is ‘0’, a NOPis executed  
instead, making it a 2 TCY  
instruction.  
2004 Microchip Technology Inc.  
DS39598E-page 107