欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F785-I/SS 参数 Datasheet PDF下载

PIC16F785-I/SS图片预览
型号: PIC16F785-I/SS
PDF下载: 下载PDF文件 查看货源
内容描述: 20引脚基于闪存的8位CMOS微控制器,带有两相异步反馈PWM双高速比较器和双通道运算放大器 [20-Pin Flash-Based, 8-Bit CMOS Microcontroller with Two-Phase Asynchronous Feedback PWM Dual High-Speed Comparators and Dual Operational Amplifiers]
分类和应用: 闪存比较器微控制器和处理器外围集成电路运算放大器光电二极管PC时钟
文件页数/大小: 184 页 / 3445 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F785-I/SS的Datasheet PDF文件第20页浏览型号PIC16F785-I/SS的Datasheet PDF文件第21页浏览型号PIC16F785-I/SS的Datasheet PDF文件第22页浏览型号PIC16F785-I/SS的Datasheet PDF文件第23页浏览型号PIC16F785-I/SS的Datasheet PDF文件第25页浏览型号PIC16F785-I/SS的Datasheet PDF文件第26页浏览型号PIC16F785-I/SS的Datasheet PDF文件第27页浏览型号PIC16F785-I/SS的Datasheet PDF文件第28页  
PIC16F785  
A simple program to clear RAM location 20h-2Fh using  
indirect addressing is shown in Example 2-1.  
2.4  
Indirect Addressing, INDF and  
FSR Registers  
The INDF register is not a physical register. Addressing  
the INDF register will cause indirect addressing.  
EXAMPLE 2-1:  
INDIRECT ADDRESSING  
MOVLW 0x20  
MOVWF FSR  
;initialize pointer  
;to RAM  
;clear INDF register  
;increment pointer  
Indirect addressing is possible by using the INDF  
register. Any instruction using the INDF register  
actually accesses data pointed to by the File Select  
Register (FSR). Reading INDF itself indirectly will  
produce 00h. Writing to the INDF register indirectly  
results in a no operation (although Status bits may be  
affected). An effective 9-bit address is obtained by  
concatenating the 8-bit FSR and the IRP bit  
(STATUS<7>), as shown in Figure 2-4.  
NEXT  
CLRF  
INCF  
INDF  
FSR  
BTFSS FSR,4 ;all done?  
GOTO  
CONTINUE  
NEXT  
;no clear next  
;yes continue  
FIGURE 2-4:  
DIRECT/INDIRECT ADDRESSING PIC16F785  
Direct Addressing  
Indirect Addressing  
File Select Register  
From Opcode  
RP1  
6
0
RP0  
0
IRP  
7
Bank Select  
180H  
Location Select  
Bank Select  
Location Select  
00H  
00  
01  
10  
11  
Data  
Memory  
7FH  
1FFH  
Bank 0  
Bank 1  
Bank 2  
Bank 3  
Note:  
For memory map detail see Figure 2-2.  
DS41249B-page 22  
Preliminary  
© 2005 Microchip Technology Inc.