欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F722-I/SS 参数 Datasheet PDF下载

PIC16F722-I/SS图片预览
型号: PIC16F722-I/SS
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚闪存单片机采用纳瓦XLP技术 [28/40/44-Pin Flash Microcontrollers with nanoWatt XLP Technology]
分类和应用: 闪存微控制器
文件页数/大小: 302 页 / 4540 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号PIC16F722-I/SS的Datasheet PDF文件第163页浏览型号PIC16F722-I/SS的Datasheet PDF文件第164页浏览型号PIC16F722-I/SS的Datasheet PDF文件第165页浏览型号PIC16F722-I/SS的Datasheet PDF文件第166页浏览型号PIC16F722-I/SS的Datasheet PDF文件第168页浏览型号PIC16F722-I/SS的Datasheet PDF文件第169页浏览型号PIC16F722-I/SS的Datasheet PDF文件第170页浏览型号PIC16F722-I/SS的Datasheet PDF文件第171页  
PIC16F72X/PIC16LF72X
17.0
SSP MODULE OVERVIEW
The Synchronous Serial Port (SSP) module is a serial
interface useful for communicating with other peripher-
als or microcontroller devices. These peripheral
devices may be serial EEPROMs, shift registers, dis-
play drivers, A/D converters, etc. The SSP module can
operate in one of two modes:
• Serial Peripheral Interface (SPI)
• Inter-Integrated Circuit (I
2
C™)
A typical SPI connection between microcontroller
devices is shown in Figure 17-1. Addressing of more
than one slave device is accomplished via multiple
hardware slave select lines. External hardware and
additional I/O pins must be used to support multiple
slave select addressing. This prevents extra overhead
in software for communication.
For SPI communication, typically three pins are used:
• Serial Data Out (SDO)
• Serial Data In (SDI)
• Serial Clock (SCK)
Additionally, a fourth pin may be used when in a Slave
mode of operation:
• Slave Select (SS)
17.1
SPI Mode
The SPI mode allows 8 bits of data to be synchronously
transmitted and received, simultaneously. The SSP
module can be operated in one of two SPI modes:
• Master mode
• Slave mode
SPI is a full-duplex protocol, with all communication
being bidirectional and initiated by a master device. All
clocking is provided by the master device and all bits
are transmitted, MSb first. Care must be taken to
ensure that all devices on the SPI bus are setup to
allow all controllers to send and receive data at the
same time.
FIGURE 17-1:
TYPICAL SPI MASTER/SLAVE CONNECTION
SPI Master SSPM<3:0> =
00xx
SDO
Serial Input Buffer
(SSPBUF)
SDI
SPI Slave SSPM<3:0> =
010x
Serial Input Buffer
(SSPBUF)
Shift Register
(SSPSR)
MSb
LSb
SDI
SDO
MSb
Shift Register
(SSPSR)
LSb
SCK
General I/O
Processor 1
Serial Clock
Slave Select
(optional)
SCK
SS
Processor 2
©
2009 Microchip Technology Inc.
DS41341E-page 167