欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F688-I/ST 参数 Datasheet PDF下载

PIC16F688-I/ST图片预览
型号: PIC16F688-I/ST
PDF下载: 下载PDF文件 查看货源
内容描述: 14引脚基于闪存的8位CMOS微控制器采用纳瓦技术 [14-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器
文件页数/大小: 202 页 / 3832 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F688-I/ST的Datasheet PDF文件第91页浏览型号PIC16F688-I/ST的Datasheet PDF文件第92页浏览型号PIC16F688-I/ST的Datasheet PDF文件第93页浏览型号PIC16F688-I/ST的Datasheet PDF文件第94页浏览型号PIC16F688-I/ST的Datasheet PDF文件第96页浏览型号PIC16F688-I/ST的Datasheet PDF文件第97页浏览型号PIC16F688-I/ST的Datasheet PDF文件第98页浏览型号PIC16F688-I/ST的Datasheet PDF文件第99页  
PIC16F688  
REGISTER 10-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER(1)  
R/W-0  
SPEN  
R/W-0  
RX9  
R/W-0  
SREN  
R/W-0  
CREN  
R/W-0  
R-0  
R-0  
R-x  
ADDEN  
FERR  
OERR  
RX9D  
bit 7  
bit 0  
Legend:  
R = Readable bit  
-n = Value at POR  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
bit 7  
bit 6  
bit 5  
SPEN: Serial Port Enable bit  
1= Serial port enabled (configures RX/DT and TX/CK pins as serial port pins)  
0= Serial port disabled (held in Reset)  
RX9: 9-bit Receive Enable bit  
1= Selects 9-bit reception  
0= Selects 8-bit reception  
SREN: Single Receive Enable bit  
Asynchronous mode:  
Don’t care  
Synchronous mode – Master:  
1= Enables single receive  
0= Disables single receive  
This bit is cleared after reception is complete.  
Synchronous mode – Slave  
Don’t care  
bit 4  
CREN: Continuous Receive Enable bit  
Asynchronous mode:  
1= Enables receiver  
0= Disables receiver  
Synchronous mode:  
1= Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)  
0= Disables continuous receive  
bit 3  
ADDEN: Address Detect Enable bit  
Asynchronous mode 9-bit (RX9 = 1):  
1= Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set  
0= Disables address detection, all bytes are received and ninth bit can be used as parity bit  
Asynchronous mode 8-bit (RX9 = 0):  
Don’t care  
bit 2  
bit 1  
bit 0  
FERR: Framing Error bit  
1= Framing error (can be updated by reading RCREG register and receive next valid byte)  
0= No framing error  
OERR: Overrun Error bit  
1= Overrun error (can be cleared by clearing bit CREN)  
0= No overrun error  
RX9D: Ninth bit of Received Data  
This can be address/data bit or a parity bit and must be calculated by user firmware.  
© 2007 Microchip Technology Inc.  
DS41203D-page 93  
 复制成功!