欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F687-I/ML 参数 Datasheet PDF下载

PIC16F687-I/ML图片预览
型号: PIC16F687-I/ML
PDF下载: 下载PDF文件 查看货源
内容描述: 20引脚基于闪存的8位CMOS微控制器采用纳瓦技术 [20-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 294 页 / 5272 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F687-I/ML的Datasheet PDF文件第215页浏览型号PIC16F687-I/ML的Datasheet PDF文件第216页浏览型号PIC16F687-I/ML的Datasheet PDF文件第217页浏览型号PIC16F687-I/ML的Datasheet PDF文件第218页浏览型号PIC16F687-I/ML的Datasheet PDF文件第220页浏览型号PIC16F687-I/ML的Datasheet PDF文件第221页浏览型号PIC16F687-I/ML的Datasheet PDF文件第222页浏览型号PIC16F687-I/ML的Datasheet PDF文件第223页  
PIC16F631/677/685/687/689/690  
DECFSZ  
Decrement f, Skip if 0  
INCFSZ  
Increment f, Skip if 0  
Syntax:  
[ label ] DECFSZ f,d  
Syntax:  
[ label ] INCFSZ f,d  
Operands:  
0 f 127  
d [0,1]  
Operands:  
0 f 127  
d [0,1]  
Operation:  
(f) - 1 (destination);  
skip if result = 0  
Operation:  
(f) + 1 (destination),  
skip if result = 0  
Status Affected: None  
Status Affected: None  
Description:  
The contents of register ‘f’ are  
Description:  
The contents of register ‘f’ are  
decremented. If ‘d’ is ‘0’, the result  
is placed in the W register. If ‘d’ is  
1’, the result is placed back in  
register ‘f’.  
incremented. If ‘d’ is ‘0’, the result  
is placed in the W register. If ‘d’ is  
1’, the result is placed back in  
register ‘f’.  
If the result is ‘1’, the next  
instruction is executed. If the  
result is ‘0’, then a NOPis  
executed instead, making it a  
two-cycle instruction.  
If the result is ‘1’, the next  
instruction is executed. If the  
result is ‘0’, a NOPis executed  
instead, making it a two-cycle  
instruction.  
GOTO  
Unconditional Branch  
IORLW  
Inclusive OR literal with W  
Syntax:  
[ label ] GOTO k  
0 k 2047  
Syntax:  
[ label ] IORLW k  
0 k 255  
Operands:  
Operation:  
Operands:  
Operation:  
Status Affected:  
Description:  
k PC<10:0>  
PCLATH<4:3> PC<12:11>  
(W) .OR. k (W)  
Z
Status Affected: None  
The contents of the W register are  
OR’ed with the eight-bit literal ‘k’.  
The result is placed in the  
W register.  
Description:  
GOTOis an unconditional branch.  
The eleven-bit immediate value is  
loaded into PC bits <10:0>. The  
upper bits of PC are loaded from  
PCLATH<4:3>. GOTOis a  
two-cycle instruction.  
IORWF  
Inclusive OR W with f  
INCF  
Increment f  
Syntax:  
[ label ] IORWF f,d  
Syntax:  
[ label ] INCF f,d  
Operands:  
0 f 127  
d [0,1]  
Operands:  
0 f 127  
d [0,1]  
Operation:  
(W) .OR. (f) (destination)  
Operation:  
(f) + 1 (destination)  
Status Affected:  
Description:  
Z
Status Affected:  
Description:  
Z
Inclusive OR the W register with  
register ‘f’. If ‘d’ is ‘0’, the result is  
placed in the W register. If ‘d’ is  
1’, the result is placed back in  
register ‘f’.  
The contents of register ‘f’ are  
incremented. If ‘d’ is ‘0’, the result  
is placed in the W register. If ‘d’ is  
1’, the result is placed back in  
register ‘f’.  
© 2007 Microchip Technology Inc.  
DS41262D-page 217  
 复制成功!