欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16C620A-04E/SS 参数 Datasheet PDF下载

PIC16C620A-04E/SS图片预览
型号: PIC16C620A-04E/SS
PDF下载: 下载PDF文件 查看货源
内容描述: 基于EPROM的8位CMOS微控制器 [EPROM-Based 8-Bit CMOS Microcontroller]
分类和应用: 微控制器和处理器外围集成电路光电二极管可编程只读存储器电动程控只读存储器时钟
文件页数/大小: 108 页 / 622 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16C620A-04E/SS的Datasheet PDF文件第48页浏览型号PIC16C620A-04E/SS的Datasheet PDF文件第49页浏览型号PIC16C620A-04E/SS的Datasheet PDF文件第50页浏览型号PIC16C620A-04E/SS的Datasheet PDF文件第51页浏览型号PIC16C620A-04E/SS的Datasheet PDF文件第53页浏览型号PIC16C620A-04E/SS的Datasheet PDF文件第54页浏览型号PIC16C620A-04E/SS的Datasheet PDF文件第55页浏览型号PIC16C620A-04E/SS的Datasheet PDF文件第56页  
PIC16C62X  
TABLE 9-6:  
INITIALIZATION CONDITION FOR SPECIAL REGISTERS  
Program  
Counter  
STATUS  
Register  
PCON  
Register  
Condition  
Power-on Reset  
000h  
000h  
000h  
000h  
PC + 1  
000h  
0001 1xxx  
000u uuuu  
0001 0uuu  
0000 uuuu  
uuu0 0uuu  
000x xuuu  
uuu1 0uuu  
---- --0x  
---- --uu  
---- --uu  
---- --uu  
---- --uu  
---- --u0  
---- --uu  
MCLR reset during normal operation  
MCLR reset during SLEEP  
WDT reset  
WDT Wake-up  
Brown-out Reset  
(1)  
Interrupt Wake-up from SLEEP  
PC + 1  
Legend: u= unchanged, x= unknown, -= unimplemented bit, reads as ‘0’.  
Note 1: When the wake-up is due to an interrupt and global enable bit, GIE is set, the PC is loaded with the interrupt vector  
(0004h) after execution of PC+1.  
TABLE 9-7:  
INITIALIZATION CONDITION FOR REGISTERS  
• MCLR Reset during  
normal operation  
• MCLR Reset during  
SLEEP  
• Wake up from SLEEP  
through interrupt  
• Wake up from SLEEP  
through WDT time-out  
• WDT Reset  
(1)  
Register  
Address  
Power-on Reset  
• Brown-out Reset  
xxxx xxxx  
-
uuuu uuuu  
-
uuuu uuuu  
-
W
-
INDF  
TMR0  
00h  
01h  
xxxx xxxx  
uuuu uuuu  
uuuu uuuu  
(3)  
0000 0000  
0000 0000  
PC + 1  
PCL  
02h  
(4)  
(4)  
0001 1xxx  
xxxx xxxx  
---x xxxx  
xxxx xxxx  
00-- 0000  
---0 0000  
000q quuu  
uuuq quuu  
STATUS  
FSR  
03h  
04h  
05h  
06h  
1Fh  
0Ah  
uuuu uuuu  
---u uuuu  
uuuu uuuu  
00-- 0000  
---0 0000  
uuuu uuuu  
---u uuuu  
uuuu uuuu  
uu-- uuuu  
---u uuuu  
PORTA  
PORTB  
CMCON  
PCLATH  
(2)  
0000 000x  
0000 000u  
uuuu uqqq  
INTCON  
0Bh  
(2,5)  
-0-- ----  
1111 1111  
---1 1111  
1111 1111  
-0-- ----  
-0-- ----  
1111 1111  
---1 1111  
1111 1111  
-0-- ----  
-q-- ----  
PIR1  
0Ch  
81h  
85h  
86h  
8Ch  
uuuu uuuu  
---u uuuu  
uuuu uuuu  
-u-- ----  
OPTION  
TRISA  
TRISB  
PIE1  
(1,6)  
---- --0x  
000- 0000  
---- --uq  
000- 0000  
---- --uu  
uuu- uuuu  
PCON  
8Eh  
9Fh  
VRCON  
Legend: u= unchanged, x= unknown, -= unimplemented bit, reads as ‘0’,q= value depends on condition.  
Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.  
2: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).  
3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).  
4: See Table 9-6 for reset value for specific condition.  
5: If wake-up was due to comparator input changing, then bit 6 = 1. All other interrupts generating a wake-up will cause bit 6 = u.  
6: If reset was due to brown-out, then bit 0 = 0. All other resets will cause bit 0 = u.  
DS30235G-page 52  
Preliminary  
1998 Microchip Technology Inc.  
 
 复制成功!