欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F870-I/SS 参数 Datasheet PDF下载

PIC16F870-I/SS图片预览
型号: PIC16F870-I/SS
PDF下载: 下载PDF文件 查看货源
内容描述: 40分之28引脚8位CMOS闪存微控制器 [28/40-Pin 8-Bit CMOS FLASH Microcontrollers]
分类和应用: 闪存微控制器和处理器外围集成电路装置光电二极管PC时钟
文件页数/大小: 156 页 / 2816 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F870-I/SS的Datasheet PDF文件第105页浏览型号PIC16F870-I/SS的Datasheet PDF文件第106页浏览型号PIC16F870-I/SS的Datasheet PDF文件第107页浏览型号PIC16F870-I/SS的Datasheet PDF文件第108页浏览型号PIC16F870-I/SS的Datasheet PDF文件第110页浏览型号PIC16F870-I/SS的Datasheet PDF文件第111页浏览型号PIC16F870-I/SS的Datasheet PDF文件第112页浏览型号PIC16F870-I/SS的Datasheet PDF文件第113页  
PIC16F870/871  
COMF  
Complement f  
[ label ] COMF f,d  
0 f 127  
GOTO  
Unconditional Branch  
[ label ] GOTO k  
0 k 2047  
Syntax:  
Operands:  
Syntax:  
Operands:  
Operation:  
d
[0,1]  
k PC<10:0>  
Operation:  
(f) (destination)  
PCLATH<4:3> PC<12:11>  
Status Affected:  
Description:  
Z
Status Affected: None  
The contents of register ’f’ are  
complemented. If ’d’ is 0, the  
result is stored in W. If ’d’ is 1, the  
result is stored back in register ’f’.  
Description:  
GOTOis an unconditional branch.  
The eleven bit immediate value is  
loaded into PC bits <10:0>. The  
upper bits of PC are loaded from  
PCLATH<4:3>. GOTOis a two  
cycle instruction.  
DECF  
Decrement f  
[label] DECF f,d  
0 f 127  
INCF  
Increment f  
Syntax:  
Operands:  
Syntax:  
Operands:  
[ label ] INCF f,d  
0 f 127  
d
[0,1]  
d
[0,1]  
Operation:  
(f) - 1 (destination)  
Operation:  
(f) + 1 (destination)  
Status Affected:  
Description:  
Z
Status Affected:  
Description:  
Z
Decrement register ’f’. If ’d’ is 0,  
the result is stored in the W regis-  
ter. If ’d’ is 1, the result is stored  
back in register ’f’.  
The contents of register ’f’ are  
incremented. If ’d’ is 0, the result  
is placed in the W register. If ’d’ is  
1, the result is placed back in reg-  
ister ’f’.  
DECFSZ  
Syntax:  
Decrement f, Skip if 0  
[ label ] DECFSZ f,d  
0 f 127  
INCFSZ  
Syntax:  
Increment f, Skip if 0  
[ label ] INCFSZ f,d  
0 f 127  
Operands:  
d
[0,1]  
Operands:  
Operation:  
(f) - 1 (destination);  
skip if result = 0  
d
[0,1]  
Operation:  
(f) + 1 (destination),  
skip if result = 0  
Status Affected: None  
Description: The contents of register ’f’ are  
Status Affected: None  
decremented. If ’d’ is 0, the result  
is placed in the W register. If ’d’ is  
1, the result is placed back in reg-  
ister ’f’.  
If the result is 1, the next instruc-  
tion is executed. If the result is 0,  
then a NOPis executed instead  
making it a 2TCY instruction.  
Description: The contents of register ’f’ are  
incremented. If ’d’ is 0, the result is  
placed in the W register. If ’d’ is 1,  
the result is placed back in regis-  
ter ’f’.  
If the result is 1, the next instruc-  
tion is executed. If the result is 0, a  
NOPis executed instead making it  
a 2TCY instruction.  
1999 Microchip Technology Inc.  
Preliminary  
DS30569A-page 109