欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F76-I/ML 参数 Datasheet PDF下载

PIC16F76-I/ML图片预览
型号: PIC16F76-I/ML
PDF下载: 下载PDF文件 查看货源
内容描述: 40分之28引脚, 8位CMOS闪存微控制器 [28/40-pin, 8-bit CMOS FLASH Microcontrollers]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 174 页 / 3853 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号PIC16F76-I/ML的Datasheet PDF文件第27页浏览型号PIC16F76-I/ML的Datasheet PDF文件第28页浏览型号PIC16F76-I/ML的Datasheet PDF文件第29页浏览型号PIC16F76-I/ML的Datasheet PDF文件第30页浏览型号PIC16F76-I/ML的Datasheet PDF文件第32页浏览型号PIC16F76-I/ML的Datasheet PDF文件第33页浏览型号PIC16F76-I/ML的Datasheet PDF文件第34页浏览型号PIC16F76-I/ML的Datasheet PDF文件第35页  
PIC16F7X
3.0
READING PROGRAM MEMORY
The FLASH Program Memory is readable during nor-
mal operation over the entire V
DD
range. It is indirectly
addressed through Special Function Registers (SFR).
Up to 14-bit numbers can be stored in memory for use
as calibration parameters, serial numbers, packed 7-bit
ASCII, etc. Executing a program memory location con-
taining data that forms an invalid instruction results in a
NOP.
There are five SFRs used to read the program and
memory. These registers are:
PMCON1
PMDATA
PMDATH
PMADR
PMADRH
When interfacing to the program memory block, the
PMDATH:PMDATA registers form a two-byte word,
which holds the 14-bit data for reads. The
PMADRH:PMADR registers form a two-byte word,
which holds the 13-bit address of the FLASH location
being accessed. These devices can have up to 8K
words of program FLASH, with an address range from
0h to 3FFFh. The unused upper bits in both the
PMDATH and PMADRH registers are not implemented
and read as “0’s”.
3.1
PMADR
The address registers can address up to a maximum of
8K words of program FLASH.
When selecting a program address value, the MSByte
of the address is written to the PMADRH register and
the LSByte is written to the PMADR register. The upper
MSbits of PMADRH must always be clear.
The program memory allows word reads. Program
memory access allows for checksum calculation and
reading calibration tables.
3.2
PMCON1 Register
PMCON1 is the control register for memory accesses.
The control bit RD initiates read operations. This bit
cannot be cleared, only set, in software. It is cleared in
hardware at the completion of the read operation.
REGISTER 3-1:
PMCON1 REGISTER (ADDRESS 18Ch)
R-1
reserved
bit 7
U-0
U-0
U-0
U-x
U-0
U-0
R/S-0
RD
bit 0
bit 7
bit 6-1
bit 0
Reserved:
Read as ‘1’
Unimplemented:
Read as '0'
RD:
Read Control bit
1
= Initiates a FLASH read, RD is cleared in hardware. The RD bit can only be set (not cleared)
in software.
0
= FLASH read completed
Legend:
R = Readable bit
- n = Value at POR reset
W = Writable bit
’1’ = Bit is set
U = Unimplemented bit, read as ‘0’
’0’ = Bit is cleared
x = Bit is unknown
2002 Microchip Technology Inc.
DS30325B-page 29