欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16C715-04E/SS 参数 Datasheet PDF下载

PIC16C715-04E/SS图片预览
型号: PIC16C715-04E/SS
PDF下载: 下载PDF文件 查看货源
内容描述: 8位CMOS微控制器与A / D转换器 [8-Bit CMOS Microcontrollers with A/D Converter]
分类和应用: 转换器微控制器
文件页数/大小: 176 页 / 1596 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16C715-04E/SS的Datasheet PDF文件第29页浏览型号PIC16C715-04E/SS的Datasheet PDF文件第30页浏览型号PIC16C715-04E/SS的Datasheet PDF文件第31页浏览型号PIC16C715-04E/SS的Datasheet PDF文件第32页浏览型号PIC16C715-04E/SS的Datasheet PDF文件第34页浏览型号PIC16C715-04E/SS的Datasheet PDF文件第35页浏览型号PIC16C715-04E/SS的Datasheet PDF文件第36页浏览型号PIC16C715-04E/SS的Datasheet PDF文件第37页  
PIC16C71X  
caler so that the prescaler output is symmetrical. For  
the external clock to meet the sampling requirement,  
the ripple-counter must be taken into account. There-  
fore, it is necessary for T0CKI to have a period of at  
least 4Tosc (and a small RC delay of 40 ns) divided by  
the prescaler value. The only requirement on T0CKI  
high and low time is that they do not violate the mini-  
mum pulse width requirement of 10 ns. Refer to param-  
eters 40, 41 and 42 in the electrical specification of the  
desired device.  
6.2  
Using Timer0 with an External Clock  
When an external clock input is used for Timer0, it must  
meet certain requirements. The requirements ensure  
the external clock can be synchronized with the internal  
phase clock (TOSC). Also, there is a delay in the actual  
incrementing of Timer0 after synchronization.  
6.2.1  
EXTERNAL CLOCK SYNCHRONIZATION  
When no prescaler is used, the external clock input is  
the same as the prescaler output. The synchronization  
of T0CKI with the internal phase clocks is accom-  
plished by sampling the prescaler output on the Q2 and  
Q4 cycles of the internal phase clocks (Figure 6-5).  
Therefore, it is necessary for T0CKI to be high for at  
least 2Tosc (and a small RC delay of 20 ns) and low for  
at least 2Tosc (and a small RC delay of 20 ns). Refer to  
the electrical specification of the desired device.  
6.2.2  
TMR0 INCREMENT DELAY  
Since the prescaler output is synchronized with the  
internal clocks, there is a small delay from the time the  
external clock edge occurs to the time the Timer0 mod-  
ule is actually incremented. Figure 6-5 shows the delay  
from the external clock edge to the timer incrementing.  
When a prescaler is used, the external clock input is  
divided by the asynchronous ripple-counter type pres-  
FIGURE 6-5: TIMER0 TIMING WITH EXTERNAL CLOCK  
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4  
Small pulse  
misses sampling  
External Clock Input or  
(2)  
Prescaler output  
(1)  
(3)  
External Clock/Prescaler  
Output after sampling  
Increment Timer0 (Q4)  
Timer0  
T0  
T0 + 1  
T0 + 2  
Note 1: Delay from clock input change to Timer0 increment is 3Tosc to 7Tosc. (Duration of Q = Tosc).  
Therefore, the error in measuring the interval between two edges on Timer0 input = ±4Tosc max.  
2: External clock if no prescaler selected, Prescaler output otherwise.  
3: The arrows indicate the points in time where sampling occurs.  
1997 Microchip Technology Inc.  
DS30272A-page 33  
 
 复制成功!