欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F76-I/SOVAO 参数 Datasheet PDF下载

PIC16F76-I/SOVAO图片预览
型号: PIC16F76-I/SOVAO
PDF下载: 下载PDF文件 查看货源
内容描述: [8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO28, 0.300 INCH, PLASTIC, MS-013, SO-28]
分类和应用: 时钟光电二极管外围集成电路
文件页数/大小: 174 页 / 4049 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F76-I/SOVAO的Datasheet PDF文件第166页浏览型号PIC16F76-I/SOVAO的Datasheet PDF文件第167页浏览型号PIC16F76-I/SOVAO的Datasheet PDF文件第168页浏览型号PIC16F76-I/SOVAO的Datasheet PDF文件第169页浏览型号PIC16F76-I/SOVAO的Datasheet PDF文件第171页浏览型号PIC16F76-I/SOVAO的Datasheet PDF文件第172页浏览型号PIC16F76-I/SOVAO的Datasheet PDF文件第173页浏览型号PIC16F76-I/SOVAO的Datasheet PDF文件第174页  
PIC16F7X  
USART Synchronous Transmission  
Baud Rate Generator (BRG) ..................................... 71  
Baud Rate Formula ........................................... 71  
Baud Rates, Asynchronous Mode  
(Through TXEN) ........................................78  
Wake-up from SLEEP via Interrupt ..........................103  
Watchdog Timer ......................................................128  
Timing Parameter Symbology .........................................125  
Timing Requirements  
(BRGH = 0) ....................................... 72  
Baud Rates, Asynchronous Mode  
(BRGH = 1) ....................................... 72  
Capture/Compare/PWM (CCP1 and CCP2) ............130  
CLKOUT and I/O .....................................................127  
External Clock ..........................................................126  
Sampling ........................................................... 71  
Mode Select (SYNC Bit) ............................................ 69  
Overrun Error (OERR Bit) ......................................... 70  
RC6/TX/CK Pin .....................................................9, 11  
RC7/RX/DT Pin .....................................................9, 11  
Serial Port Enable (SPEN Bit) ................................... 69  
Single Receive Enable (SREN Bit) ............................ 70  
Synchronous Master Mode ....................................... 77  
Synchronous Master Reception ................................ 79  
Associated Registers ........................................ 80  
Synchronous Master Transmission ........................... 77  
Associated Registers ........................................ 78  
Synchronous Slave Mode ......................................... 80  
Synchronous Slave Reception .................................. 81  
Associated Registers ........................................ 81  
Synchronous Slave Transmission ............................. 80  
Associated Registers ........................................ 81  
Transmit Data, 9th Bit (TX9D) ................................... 69  
Transmit Enable (TXEN bit) ...................................... 69  
Transmit Enable, Nine-bit (TX9 bit) ........................... 69  
Transmit Shift Register Status (TRMT bit) ................ 69  
2
I C Bus Data ............................................................136  
I2C Bus START/STOP Bits .....................................135  
Parallel Slave Port ...................................................131  
RESET, Watchdog Timer, Oscillator  
Start-up Timer, Power-up Timer  
and Brown-out Reset ...............................128  
SPI Mode .................................................................134  
Timer0 and Timer1 External Clock ..........................129  
USART Synchronous Receive .................................137  
USART Synchronous Transmission ........................137  
TMR1CS bit .......................................................................47  
TMR1ON bit .......................................................................47  
TMR2ON bit .......................................................................52  
TOUTPS<3:0> bits ............................................................52  
TRISA Register ..................................................................31  
TRISB Register ..................................................................33  
TRISC Register ..................................................................35  
TRISD Register ..................................................................36  
TRISE Register ..................................................................37  
IBF Bit ........................................................................38  
IBOV Bit .....................................................................38  
PSPMODE bit ..................................................... 36, 37  
TXSTA Register  
W
Wake-up from SLEEP ...............................................89, 102  
Interrupts .............................................................95, 96  
MCLR Reset .............................................................. 96  
WDT Reset ................................................................ 96  
Wake-up Using Interrupts ................................................ 102  
Watchdog Timer (WDT) ............................................89, 101  
Associated Registers ............................................... 101  
Enable (WDTE Bit) .................................................. 101  
Postscaler. See Postscaler, WDT  
Programming Considerations .................................. 101  
RC Oscillator ........................................................... 101  
Time-out Period ....................................................... 101  
WDT Reset, Normal Operation ....................93, 95, 96  
WDT Reset, SLEEP .....................................93, 95, 96  
WCOL bit ........................................................................... 61  
Write Collision Detect bit (WCOL) ..................................... 61  
WWW, On-Line Support ...................................................... 4  
SYNC bit ....................................................................69  
TRMT bit ....................................................................69  
TX9 bit .......................................................................69  
TX9D bit .....................................................................69  
TXEN bit ....................................................................69  
U
UA ......................................................................................60  
Universal Synchronous Asynchronous  
Receiver Transmitter. See USART  
Update Address bit, UA .....................................................60  
USART ...............................................................................69  
Asynchronous Mode ..................................................73  
Asynchronous Receiver .............................................75  
Asynchronous Reception ...........................................76  
Associated Registers .........................................76  
Asynchronous Transmission  
Associated Registers .........................................74  
Asynchronous Transmitter .........................................73  
DS30325B-page 168  
2002 Microchip Technology Inc.  
 复制成功!