欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC12C672-04I/SM 参数 Datasheet PDF下载

PIC12C672-04I/SM图片预览
型号: PIC12C672-04I/SM
PDF下载: 下载PDF文件 查看货源
内容描述: EPROM存储器编程规范 [EPROM Memory Programming Specification]
分类和应用: 存储可编程只读存储器电动程控只读存储器
文件页数/大小: 14 页 / 177 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号PIC12C672-04I/SM的Datasheet PDF文件第3页浏览型号PIC12C672-04I/SM的Datasheet PDF文件第4页浏览型号PIC12C672-04I/SM的Datasheet PDF文件第5页浏览型号PIC12C672-04I/SM的Datasheet PDF文件第6页浏览型号PIC12C672-04I/SM的Datasheet PDF文件第8页浏览型号PIC12C672-04I/SM的Datasheet PDF文件第9页浏览型号PIC12C672-04I/SM的Datasheet PDF文件第10页浏览型号PIC12C672-04I/SM的Datasheet PDF文件第11页  
EPROM Memory Programming Specification
1.0.1.2
LOAD DATA
1.1
After receiving this command, the chip will load in a
14-bit “data word” when 16 cycles are applied, as
described previously. A timing diagram for the load data
command is shown in Figure 4-1.
1.0.1.3
READ DATA
Programming Algorithm Requires
Variable V
DD
The PIC12C67X and PIC12CE67X uses an intelligent
algorithm. The algorithm calls for program verification
at V
DD
min as well as V
DD
max. Verification at V
DD
min
guarantees good “erase margin”. Verification at
V
DD
max guarantees good “program margin”.
The actual programming must be done with V
DD
in the
V
DDP
range (4.75 - 5.25V).
V
DDP
= V
CC
range required during programming.
V
DD
min. = minimum operating V
DD
spec for the part.
V
DD
max.= maximum operating V
DD
spec for the part.
Programmers must verify the PIC12C67X and
PIC12CE67X at its specified V
DD
max and V
DD
min lev-
els. Since Microchip may introduce future versions of
the PIC12C67X and PIC12CE67X with a broader V
DD
range, it is best that these levels are user selectable
(defaults are ok).
Note:
Any programmer not meeting these
requirements may only be classified as
“prototype” or “development” programmer
but not a “production” quality programmer.
After receiving this command, the chip will transmit
data bits out of the memory currently accessed starting
with the second rising edge of the clock input. The GP0
pin will go into output mode on the second rising clock
edge, and it will revert back to input mode (hi-imped-
ance) after the 16th rising edge. A timing diagram of
this command is shown in Figure 4-2.
1.0.1.4
INCREMENT ADDRESS
The PC is incremented when this command is
received. A timing diagram of this command is shown
in Figure 4-3.
1.0.1.5
BEGIN PROGRAMMING
A load command (load configuration or load data)
must be given before every begin programming
command.
Programming of the appropriate memory
(test program memory or user program memory) will
begin after this command is received and decoded.
Programming should be performed with a series of
100
µ
s programming pulses. A programming pulse is
defined as the time between the begin programming
command and the end programming command.
1.0.1.6
END PROGRAMMING
After receiving this command, the chip stops program-
ming the memory (configuration program memory or
user program memory) that it was programming at the
time.
©
1998 Microchip Technology Inc.
DS40175A-page 7