欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC10F200T-I/OT 参数 Datasheet PDF下载

PIC10F200T-I/OT图片预览
型号: PIC10F200T-I/OT
PDF下载: 下载PDF文件 查看货源
内容描述: 6引脚8位闪存微控制器 [6-Pin, 8-Bit Flash Microcontrollers]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 96 页 / 1447 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC10F200T-I/OT的Datasheet PDF文件第24页浏览型号PIC10F200T-I/OT的Datasheet PDF文件第25页浏览型号PIC10F200T-I/OT的Datasheet PDF文件第26页浏览型号PIC10F200T-I/OT的Datasheet PDF文件第27页浏览型号PIC10F200T-I/OT的Datasheet PDF文件第29页浏览型号PIC10F200T-I/OT的Datasheet PDF文件第30页浏览型号PIC10F200T-I/OT的Datasheet PDF文件第31页浏览型号PIC10F200T-I/OT的Datasheet PDF文件第32页  
PIC10F200/202/204/206  
TABLE 5-2:  
SUMMARY OF PORT REGISTERS  
Value on  
Power-On  
Reset  
Value on  
All Other Resets  
Address  
Name  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1 Bit 0  
N/A  
TRISGPIO  
I/O Control Register  
---- 1111  
---- 1111  
1111 1111  
00-1 1xxx  
---- xxxx  
1111 1111  
N/A  
OPTION  
STATUS  
GPIO  
GPWU  
GPPU  
T0CS  
T0SE  
TO  
PSA  
PD  
PS2  
Z
PS1  
DC  
PS0  
C
(1), (2)  
qq-q quuu  
03h  
GPWUF CWUF  
06h  
GP3  
GP2  
GP1  
GP0  
---- uuuu  
Legend:  
Shaded cells are not used by PORT registers, read as ‘0’, – = unimplemented, read as ‘0’, x= unknown, u=  
unchanged,  
q= depends on condition.  
Note 1: If Reset was due to wake-up on pin change, then bit 7 = 1. All other Resets will cause bit 7 = 0.  
2: If Reset was due to wake-up on comparator change, then bit 6 = 1. All other Resets will cause bit 6 = 0.  
EXAMPLE 5-1:  
READ-MODIFY-WRITE  
INSTRUCTIONS ON AN  
I/O PORT  
5.4  
I/O Programming Considerations  
5.4.1  
BIDIRECTIONAL I/O PORTS  
;Initial GPIO Settings  
;GPIO<3:2> Inputs  
;GPIO<1:0> Outputs  
;
Some instructions operate internally as read followed  
by write operations. The BCFand BSFinstructions, for  
example, read the entire port into the CPU, execute the  
bit operation and rewrite the result. Caution must be  
used when these instructions are applied to a port  
where one or more pins are used as input/outputs. For  
example, a BSFoperation on bit 2 of GPIO will cause  
all eight bits of GPIO to be read into the CPU, bit 2 to  
be set and the GPIO value to be written to the output  
latches. If another bit of GPIO is used as a bidirectional  
I/O pin (say bit 0), and it is defined as an input at this  
time, the input signal present on the pin itself would be  
read into the CPU and rewritten to the data latch of this  
particular pin, overwriting the previous content. As long  
as the pin stays in the Input mode, no problem occurs.  
However, if bit 0 is switched into Output mode later on,  
the content of the data latch may now be unknown.  
;
;
GPIO latch  
GPIO pins  
----------  
---- pp11  
---- pp11  
----------  
GPIO, 1 ;---- pp01  
GPIO, 0 ;---- pp10  
BCF  
BCF  
MOVLW 007h;  
TRIS GPIO  
;---- pp10  
---- pp11  
;
Note 1: The user may have expected the pin val-  
ues to be ---- pp00. The 2nd BCFcaused  
GP1 to be latched as the pin value (High).  
5.4.2  
SUCCESSIVE OPERATIONS ON  
I/O PORTS  
Example 5-1 shows the effect of two sequential  
Read-Modify-Write instructions (e.g., BCF, BSF, etc.)  
on an I/O port.  
The actual write to an I/O port happens at the end of an  
instruction cycle, whereas for reading, the data must be  
valid at the beginning of the instruction cycle (Figure 5-2).  
Therefore, care must be exercised if a write followed by  
a read operation is carried out on the same I/O port. The  
sequence of instructions should allow the pin voltage to  
stabilize (load dependent) before the next instruction  
causes that file to be read into the CPU. Otherwise, the  
previous state of that pin may be read into the CPU rather  
than the new state. When in doubt, it is better to separate  
these instructions with a NOP or another instruction not  
accessing this I/O port.  
A pin actively outputting a high or a low should not be  
driven from external devices at the same time in order  
to change the level on this pin (“wired OR”, “wired  
AND”). The resulting high output currents may damage  
the chip.  
DS41239D-page 26  
© 2007 Microchip Technology Inc.