欢迎访问ic37.com |
会员登录 免费注册
发布采购

MCP4132-104E/MS 参数 Datasheet PDF下载

MCP4132-104E/MS图片预览
型号: MCP4132-104E/MS
PDF下载: 下载PDF文件 查看货源
内容描述: 7/8位单/双SPI数字电位器具有易失性存储器 [7/8-Bit Single/Dual SPI Digital POT with Volatile Memory]
分类和应用: 电位器存储
文件页数/大小: 88 页 / 2525 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号MCP4132-104E/MS的Datasheet PDF文件第9页浏览型号MCP4132-104E/MS的Datasheet PDF文件第10页浏览型号MCP4132-104E/MS的Datasheet PDF文件第11页浏览型号MCP4132-104E/MS的Datasheet PDF文件第12页浏览型号MCP4132-104E/MS的Datasheet PDF文件第14页浏览型号MCP4132-104E/MS的Datasheet PDF文件第15页浏览型号MCP4132-104E/MS的Datasheet PDF文件第16页浏览型号MCP4132-104E/MS的Datasheet PDF文件第17页  
MCP413X/415X/423X/425X
TABLE 1-3:
SPI REQUIREMENTS FOR SDI/SDO MULTIPLEXED (READ OPERATION ONLY)
(2)
Characteristic
Symbol
Min
Max Units
Conditions
250 kHz V
DD
= 2.7V to 5.5V
SCK Input Frequency
F
SCK
TcsA2scH
60
ns
CS Active (V
IL
or V
IHH
) to SCK↑ input
SCK input high time
TscH
1.8
us
SCK input low time
TscL
1.8
ns
40
ns
Setup time of SDI input to SCK↑ edge
T
DI
V2scH
40
ns
Hold time of SDI input from SCK↑ edge
TscH2
DI
L
CS Inactive (V
IH
) to SDO output hi-impedance
TcsH2
DO
Z
50
ns
1.6
us
SDO data output valid after SCK↓ edge
TscL2
DO
V
TssL2doV
50
ns
SDO data output valid after
CS Active (V
IL
or V
IHH
)
TscH2csI
100
ns
CS Inactive (V
IH
) after SCK↓ edge
TcsA2csI
50
ns
Hold time of CS Inactive (V
IH
) to
CS Active (V
IL
or V
IHH
)
Note 1:
This specification by design.
2:
This table is for the devices where the SPI’s SDI and SDO pins are multiplexed (SDI/SDO) and a Read
command is issued. This is NOT required for SDI/SDO operation with the Increment, Decrement, or Write
commands. This data rate can be increased by having external pull-up resistors to increase the rising
edges of each bit.
©
2008 Microchip Technology Inc.
DS22060B-page 13