欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA16M1-15MZ 参数 Datasheet PDF下载

ATMEGA16M1-15MZ图片预览
型号: ATMEGA16M1-15MZ
PDF下载: 下载PDF文件 查看货源
内容描述: [IC MCU 8BIT 16KB FLASH 32QFN]
分类和应用: 微控制器
文件页数/大小: 318 页 / 7595 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第170页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第171页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第172页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第173页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第175页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第176页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第177页浏览型号ATMEGA16M1-15MZ的Datasheet PDF文件第178页  
17. LIN / UART - Local Interconnect Network Controller or UART  
The LIN (Local Interconnect Network) is a serial communications protocol which efficiently supports the control of  
mechatronics nodes in distributed automotive applications. The main properties of the LIN bus are:  
Single master with multiple slaves concept  
Low cost silicon implementation based on common UART/SCI interface  
Self synchronization in slave node  
Deterministic signal transmission with signal propagation time computable in advance  
Low cost single-wire implementation  
Speed up to 20Kbit/s.  
LIN provides a cost efficient bus communication where the bandwidth and versatility of CAN are not required. The  
specification of the line driver/receiver needs to match the ISO9141 NRZ-standard.  
If LIN is not required, the controller alternatively can be programmed as universal asynchronous serial receiver and  
transmitter (UART).  
17.1 LIN Features  
Hardware implementation of LIN 2.1 (LIN 1.3 compatibility)  
Small, CPU efficient and independent master/slave routines based on “LIN Work Flow Concept” of LIN 2.1  
specification  
Automatic LIN header handling and filtering of irrelevant LIN frames  
Automatic LIN response handling  
Extended LIN error detection and signaling  
Hardware frame time-out detection  
“Break-in-data” support capability  
Automatic re-synchronization to ensure proper frame integrity  
Fully flexible extended frames support capabilities  
17.2 UART Features  
Full duplex operation (independent serial receive and transmit processes)  
Asynchronous operation  
High resolution baud rate generator  
Hardware support of 8 data bits, odd/even/no parity bit, 1 stop bit frames  
Data over-run and framing error detection  
174  
ATmega16/32/64/M1/C1 [DATASHEET]  
7647O–AVR–01/15  
 复制成功!