欢迎访问ic37.com |
会员登录 免费注册
发布采购

24LC64-I/P 参数 Datasheet PDF下载

24LC64-I/P图片预览
型号: 24LC64-I/P
PDF下载: 下载PDF文件 查看货源
内容描述: 64K I2C ™串行EEPROM [64K I2C™ Serial EEPROM]
分类和应用: 存储内存集成电路光电二极管双倍数据速率可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 36 页 / 723 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号24LC64-I/P的Datasheet PDF文件第2页浏览型号24LC64-I/P的Datasheet PDF文件第3页浏览型号24LC64-I/P的Datasheet PDF文件第4页浏览型号24LC64-I/P的Datasheet PDF文件第5页浏览型号24LC64-I/P的Datasheet PDF文件第6页浏览型号24LC64-I/P的Datasheet PDF文件第7页浏览型号24LC64-I/P的Datasheet PDF文件第8页浏览型号24LC64-I/P的Datasheet PDF文件第9页  
24AA64/24LC64/24FC64
64K I
2
C
Serial EEPROM
Device Selection Table
Part
Number
24AA64
24LC64
24FC64
Note 1:
2:
V
CC
Range
1.7-5.5
2.5-5.5
1.7-5.5
Max. Clock
Frequency
400 kHz
(1)
400 kHz
1 MHz
(2)
Temp.
Ranges
I
I, E
I
• Pb-Free and RoHS Compliant
• Temperature Ranges:
- Industrial (I): -40°C to +85°C
- Automotive (E): -40°C to +125°C
Description:
The Microchip Technology Inc. 24AA64/24LC64/
24FC64 (24XX64*) is a 64 Kbit Electrically Erasable
PROM. The device is organized as a single block of 8K
x 8-bit memory with a 2-wire serial interface. Low-volt-
age design permits operation down to 1.7V, with
standby and active currents of only 1
μA
and 3 mA,
respectively. It has been developed for advanced, low-
power applications such as personal communications
or data acquisition. The 24XX64 also has a page write
capability for up to 32 bytes of data. Functional address
lines allow up to eight devices on the same bus, for up
to 512 Kbits address space. The 24XX64 is available in
the standard 8-pin PDIP, surface mount SOIC, TSSOP,
DFN, TDFN and MSOP packages. The 24XX64 is also
available in the 5-lead SOT-23, and Chip Scale
packages.
100 kHz for V
CC
<2.5V
400 kHz for V
CC
<2.5V
Features:
• Single-Supply with Operation down to 1.7V for
24AA64/24FC64 devices, 2.5V for 24LC64
devices
• Low-Power CMOS Technology:
- Active current 3 mA, max.
- Standby current 1
μA,
max.
• 2-Wire Serial Interface, I
2
C™ Compatible
• Packages with 3 Address Pins are cascadable up
to 8 devices
• Schmitt Trigger Inputs for Noise Suppression
• Output Slope Control to Eliminate Ground Bounce
• 100 kHz and 400 kHz Clock Compatibility
• 1 MHz Clock for FC versions
• Page Write Time 5 ms, max.
• Self-timed Erase/Write Cycle
• 32-Byte Page Write Buffer
• Hardware Write-protect
• ESD Protection > 4,000V
• More than 1 Million Erase/Write Cycles
• Data Retention > 200 Years
• Factory Programming Available
• Packages include 8-lead PDIP, SOIC, TSSOP,
MSOP, DFN, TDFN, 5-lead SOT-23 or Chip Scale
Block Diagram
A0 A1 A2 WP
HV
Generator
I/O
Control
Logic
Memory
Control
Logic
XDEC
EEPROM
Array
Page
Latches
I/O
SCL
YDEC
SDA
V
CC
V
SS
Package Types
PDIP/MSOP/SOIC/TSSOP
A0
A1
A2
V
SS
Note
1
2
3
4
1:
8
7
6
5
V
CC
WP
SCL
SDA
SDA
SCL
V
SS
1
2
3
4
V
CC
SOT-23
5
WP
A0 1
A1 2
A2 3
V
SS
4
DFN/TDFN
8 V
CC
7 WP
6 SCL
5 SDA
V
CC
WP
SCL
Sense Amp.
R/W Control
CS (Chip Scale)
(1)
1
3
4
5
SDA
2
V
SS
(Top Down View,
Balls Not Visible)
Available in I-temp, “AA” only.
* 24XX64 is used in this document as a generic part number for the 24AA64/24LC64/24FC64 devices.
©
2009 Microchip Technology Inc.
DS21189Q-page 1