欢迎访问ic37.com |
会员登录 免费注册
发布采购

16F819 参数 Datasheet PDF下载

16F819图片预览
型号: 16F819
PDF下载: 下载PDF文件 查看货源
内容描述: 二十零分之一十八引脚增强型闪存微控制器采用纳瓦技术 [18/20-Pin Enhanced Flash Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器
文件页数/大小: 176 页 / 2950 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号16F819的Datasheet PDF文件第126页浏览型号16F819的Datasheet PDF文件第127页浏览型号16F819的Datasheet PDF文件第128页浏览型号16F819的Datasheet PDF文件第129页浏览型号16F819的Datasheet PDF文件第131页浏览型号16F819的Datasheet PDF文件第132页浏览型号16F819的Datasheet PDF文件第133页浏览型号16F819的Datasheet PDF文件第134页  
PIC16F818/819  
15.4 DC Characteristics: PIC16F818/819 (Industrial, Extended)  
PIC16LF818/819 (Industrial)  
Standard Operating Conditions (unless otherwise stated)  
Operating temperature  
-40°C TA +85°C for industrial  
-40°C TA +125°C for extended  
DC CHARACTERISTICS  
Param  
Operating voltage VDD range as described in Section 15.1 “DC  
Characteristics: Supply Voltage”.  
Sym  
Characteristic  
Min  
Typ†  
Max  
Units  
Conditions  
No.  
VIL  
Input Low Voltage  
I/O ports:  
D030  
D030A  
D031  
D032  
D033  
with TTL buffer  
VSS  
VSS  
VSS  
VSS  
VSS  
VSS  
0.15 VDD  
0.8V  
V
V
V
V
V
V
For entire VDD range  
4.5V VDD 5.5V  
with Schmitt Trigger buffer  
MCLR, OSC1 (in RC mode)  
OSC1 (in XT and LP mode)  
OSC1 (in HS mode)  
Ports RB1 and RB4:  
with Schmitt Trigger buffer  
Input High Voltage  
I/O ports:  
0.2 VDD  
0.2 VDD  
0.3V  
(Note 1)  
0.3 VDD  
D034  
VSS  
0.3 VDD  
V
For entire VDD range  
VIH  
D040  
with TTL buffer  
2.0  
0.25 VDD + 0.8V  
0.8 VDD  
VDD  
VDD  
VDD  
VDD  
VDD  
VDD  
VDD  
V
V
V
V
V
V
V
4.5V VDD 5.5V  
For entire VDD range  
For entire VDD range  
D040A  
D041  
with Schmitt Trigger buffer  
MCLR  
D042  
0.8 VDD  
D042A  
OSC1 (in XT and LP mode)  
OSC1 (in HS mode)  
OSC1 (in RC mode)  
Ports RB1 and RB4:  
with Schmitt Trigger buffer  
1.6V  
0.7 VDD  
D043  
0.9 VDD  
(Note 1)  
D044  
0.7 VDD  
50  
VDD  
400  
V
For entire VDD range  
D070 IPURB PORTB Weak Pull-up Current  
IIL Input Leakage Current (Notes 2, 3)  
250  
µA VDD = 5V, VPIN = VSS  
D060  
I/O ports  
±1  
µA Vss VPIN VDD, pin at  
high-impedance  
D061  
D063  
MCLR  
OSC1  
±5  
±5  
µA Vss VPIN VDD  
µA Vss VPIN VDD, XT, HS  
and LP oscillator  
configuration  
Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance  
only and are not tested.  
Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the  
PIC16F818/819 be driven with external clock in RC mode.  
2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels  
represent normal operating conditions. Higher leakage current may be measured at different input voltages.  
3: Negative current is defined as current sourced by the pin.  
DS39598E-page 128  
2004 Microchip Technology Inc.  
 复制成功!