PIC12C5XX
TABLE 13-8: EEPROM MEMORY BUS TIMING REQUIREMENTS - PIC12CE5XX ONLY.
AC Characteristics
Standard Operating Conditions (unless otherwise specified)
Operating Temperature 0°C ≤ TA ≤ +70°C, Vcc = 3.0V to 5.5V (commercial)
–40°C ≤ TA ≤ +85°C, Vcc = 3.0V to 5.5V (industrial)
–40°C ≤ TA ≤ +125°C, Vcc = 4.5V to 5.5V (extended)
Operating Voltage VDD range is described in Section 13.1
Parameter
Symbol
Min
Max
Units
Conditions
Clock frequency
FCLK
—
—
—
100
100
400
kHz
4.5V ≤ Vcc ≤ 5.5V (E Temp range)
3.0V ≤ Vcc ≤ 4.5V
4.5V ≤ Vcc ≤ 5.5V
Clock high time
Clock low time
THIGH
TLOW
TR
4000
4000
600
—
—
—
ns
ns
ns
4.5V ≤ Vcc ≤ 5.5V (E Temp range)
3.0V ≤ Vcc ≤ 4.5V
4.5V ≤ Vcc ≤ 5.5V
4700
4700
1300
—
—
—
4.5V ≤ Vcc ≤ 5.5V (E Temp range)
3.0V ≤ Vcc ≤ 4.5V
4.5V ≤ Vcc ≤ 5.5V
SDA and SCL rise time
(Note 1)
—
—
—
1000
1000
300
4.5V ≤ Vcc ≤ 5.5V (E Temp range)
3.0V ≤ Vcc ≤ 4.5V
4.5V ≤ Vcc ≤ 5.5V
SDA and SCL fall time
TF
—
300
ns
ns
(Note 1)
START condition hold time
THD:STA
4000
4000
600
—
—
—
4.5V ≤ Vcc ≤ 5.5V (E Temp range)
3.0V ≤ Vcc ≤ 4.5V
4.5V ≤ Vcc ≤ 5.5V
START condition setup time
TSU:STA
4700
4700
600
—
—
—
ns
4.5V ≤ Vcc ≤ 5.5V (E Temp range)
3.0V ≤ Vcc ≤ 4.5V
4.5V ≤ Vcc ≤ 5.5V
Data input hold time
Data input setup time
THD:DAT
TSU:DAT
0
—
ns
ns
(Note 2)
250
250
100
—
—
—
4.5V ≤ Vcc ≤ 5.5V (E Temp range)
3.0V ≤ Vcc ≤ 4.5V
4.5V ≤ Vcc ≤ 5.5V
STOP condition setup time
TSU:STO
TAA
4000
4000
600
—
—
—
ns
ns
ns
4.5V ≤ Vcc ≤ 5.5V (E Temp range)
3.0V ≤ Vcc ≤ 4.5V
4.5V ≤ Vcc ≤ 5.5V
Output valid from clock
(Note 2)
—
—
—
3500
3500
900
4.5V ≤ Vcc ≤ 5.5V (E Temp range)
3.0V ≤ Vcc ≤ 4.5V
4.5V ≤ Vcc ≤ 5.5V
Bus free time: Time the bus must
be free before a new transmis-
sion can start
TBUF
4700
4700
1300
—
—
—
4.5V ≤ Vcc ≤ 5.5V (E Temp range)
3.0V ≤ Vcc ≤ 4.5V
4.5V ≤ Vcc ≤ 5.5V
Output fall time from VIH
minimum to VIL maximum
TOF
TSP
TWC
20+0.1
CB
250
ns
ns
(Note 1), CB ≤ 100 pF
Input filter spike suppression
(SDA and SCL pins)
—
50
(Notes 1, 3)
Write cycle time
Endurance
—
4
ms
1M
—
cycles 25°C, VCC = 5.0V, Block Mode (Note 4)
Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.
2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region
(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
3: The combined TSP and VHYS specifications are due to new Schmitt trigger inputs which provide improved
noise spike suppression. This eliminates the need for a TI specification for standard operation.
4: This parameter is not tested but guaranteed by characterization. For endurance estimates in a specific appli-
cation, please consult the Total Endurance Model which can be obtained on Microchip’s website.
1999 Microchip Technology Inc.
DS40139E-page 91