ML6461
FUNCTIONAL DESCRIPTION (Continued)
fields (1-2) and (3-4). The ML6461 also supports a frame
based synchronization mode (B17 = FSYNC = 1) where a
vertical reset pulse unconditionally resets the vertical line
counter to line 4. For proper operation only one active
edge should be sent per frame. The polarity is controlled
by SENSE_VSYNC (B10).
Line 3
Line 4
Line 5
Line 6
HSYNC
VSYNC
Coincident
Active Edges
Beginning of
an Odd Field
Line 265
Line 266
Line 267
Line 268
Line 269
HSYNC
VSYNC
Beginning of
an Even Field
Figure 1. Example of the Beginning of the Odd And Even Fields vs. HSYNC and VSYNC in Master Mode.
(SLAVE/MASTER = 0, SENSE_HSYNC = 0, SENSE_VSYNC = 0)
8